Digital phase-looked loop

Details Digital phase-looked loop Digital phase-looked loop

2005-07-28

2009-08-18

Liu, Shuwang (Department: 2611)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S371000, C375S375000, C375S376000, C455S260000, C327S156000, C327S159000, C327S147000, C327S150000

Reexamination Certificate

active

07577225

ABSTRACT:
Embodiments of the invention include an integrated circuit including a phase-locked loop (PLL). The integrated circuit includes a phase detector, a frequency detector, a loop filter, a digitally-controlled oscillator and a corresponding plurality of frequency dividers. The phase detector generates a first binary output based on a phase comparison of a reference clock signal to a plurality of clock phase inputs. The frequency detector generates a second binary output based on a frequency comparison of the reference clock signal to the clock phase inputs. The loop filter generates a third binary output based on the first binary output and the second binary output. The DCO feeds back the clock phase inputs, via the frequency dividers, to the phase detector based on the third binary output, and feeds back one of the clock phases to the frequency detector based on the third binary output.

REFERENCES:
patent: 4987373 (1991-01-01), Soo
patent: 5018169 (1991-05-01), Wong et al.
patent: 5511100 (1996-04-01), Lundberg et al.
patent: 5727038 (1998-03-01), May et al.
patent: 6348823 (2002-02-01), Pan
patent: 6441667 (2002-08-01), Boerstler et al.
patent: 6442225 (2002-08-01), Huang
patent: 6640194 (2003-10-01), Little et al.
patent: 6690240 (2004-02-01), Maxim et al.
patent: 7295077 (2007-11-01), Thomsen et al.
patent: 2003/0198311 (2003-10-01), Song et al.
patent: 2005/0258908 (2005-11-01), Mitric
patent: 2006/0171495 (2006-08-01), Youssouflan
patent: 2007/0071156 (2007-03-01), Gregorius et al.
patent: 2007/0104292 (2007-05-01), Gregorius
patent: 2007/0200638 (2007-08-01), Sandner et al.
patent: 2008/0074201 (2008-03-01), Henzler et al.
patent: 2008/0130816 (2008-06-01), Martin et al.
patent: 2009/0096535 (2009-04-01), Chang
patent: 2009/0129525 (2009-05-01), Oh
Choi, Youngdon et al.; “Jitter Transfer Analysis of Tracked Oversampling Techniques for Multigigabit Clock and Data Recovery”; Manuscript Paper; IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing; vol. 50, No. 11, Nov. 2003; USA.
Olsson, Thomas et al.; “A Digitally Controlled PLL for SOC Applications”; Manuscript Paper, IEEE Journal of Solid-State Circuits; vol. 39, No. 5; May 2004; USA.
Kajiwara, Akihiro et al.; “A New PLL Frequency Synthesizer with High Switching Speed”; Manuscript Paper, IEEE Transactions on Vehicular Technology; vol. 41, No. 4; Nov. 1992; USA.

Affiliated with

Also associated with

Rating

Digital phase-looked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase-looked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase-looked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4071199