Digital phase locked loop with programmable digital filter

Details Digital phase locked loop with programmable digital filter Digital phase locked loop with programmable digital filter

2006-01-31

2006-01-31

Corrielus, Jean (Department: 2637)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S374000, C375S375000

Reexamination Certificate

active

06993108

ABSTRACT:
In a digital filter of a DPLL (digital phase locked loop) for minimizing the bit error rate for multiple communications protocols, a first reloadable register portion stores a TBW (total bandwidth) value programmed into the first reloadable register portion through a first port, and a second reloadable register portion stores a DBW (differential bandwidth) value programmed into the second reloadable register portion through a second port. An up—counter generates an UP—CNT value by counting up each UP signal pulse generated by a phase transition detector when a first phase of a SDIN (serial data input) signal leads a second phase of a current ACLK (recovered clock) signal. A down—counter generates a DOWN—CNT value by counting up each DOWN signal pulse generated by the phase transition detector when the first phase of the SDIN (serial data input) signal lags the second phase of the current ACLK (recovered clock) signal. One of a FWD (forward) signal or a BWD (backward) signal are asserted or are both not asserted depending on the UP—CNT value and the DN—CNT value in comparison to the TBW value and the DBW value. Another clock signal having a leading phase from the current ACLK signal is selected as a new ACLK (recovered clock) signal when the FWD signal is asserted. Or, another clock signal having a lagging phase from the current ACLK signal is selected as the new ACLK (recovered clock) signal when the BWD signal is asserted. Or, the current ACLK signal remains as the new ACLK (recovered clock) signal if neither the FWD signal nor the BWD signal is asserted.

REFERENCES:
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5991341 (1999-11-01), Shin
patent: 6041080 (2000-03-01), Fraisse
patent: 6122336 (2000-09-01), Anderson
patent: 2002/0027886 (2002-03-01), Fischer et al.
patent: 2002/0042836 (2002-04-01), Mallory
patent: 2003/0212930 (2003-11-01), Aung et al.
Romdhane, M.S.B.; Madisetti, V.K.; “LMSGEN: a prototyping environment for programmable adaptive digital filters in VLSI” VLSI Signal Processing, VII, 1994., [Workshop on] , Oct. 26-28, 1994 pp. 33-42.
Kwan, H.K.; “Tunable and variable passive digital filters for multimedia signal processing” Intelligent Multimedia, Video and Speech Processing, 2001. Proceedings of 2001 International Symposium on May 2-4, 2001 pp. 229-232.
PCT Publication No. WO 01/69837 A2, published Sep. 20, 2001, Clock Data Recovery Circuit Associated with Programmable Logic Device Circuitry.

Affiliated with

Also associated with

Rating

Digital phase locked loop with programmable digital filter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase locked loop with programmable digital filter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase locked loop with programmable digital filter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3553820