Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2008-04-01
2008-04-01
Payne, David C. (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C324S147000
Reexamination Certificate
active
10856447
ABSTRACT:
A phase-locked loop includes a variable frequency generator, a comparator and a counter. The variable frequency generator is configurable for generating an output signal having a frequency which varies based at least in part on at least first and second control signals presented thereto. The comparator is configurable for receiving a first signal and a second signal, the first signal being an input signal presented to the phase-locked loop and the second signal being representative of the output signal from the variable frequency generator. The comparator generates a difference signal representative of a difference between a phase and/or a frequency of the first and second signals, the difference signal comprising the first control signal. The counter is configurable for generating an output count based at least in part on the difference signal from the comparator. The output count is a digital representation of the difference signal, the output count comprising the second control signal. The frequency of the output signal from the variable frequency generator is determined as a function of the difference signal and the output count.
REFERENCES:
patent: 4151485 (1979-04-01), LaFratta
patent: 5057794 (1991-10-01), Shih
patent: 5349309 (1994-09-01), Fujii
patent: 5351275 (1994-09-01), Wong et al.
patent: 5490182 (1996-02-01), Arai
patent: 5596610 (1997-01-01), Leung et al.
patent: 5771264 (1998-06-01), Lane
patent: 5923715 (1999-07-01), Ono
patent: 5939947 (1999-08-01), Nakao et al.
patent: 6104682 (2000-08-01), Konishi
patent: 6687321 (2004-02-01), Kada et al.
patent: 2003/0215039 (2003-11-01), Block et al.
patent: 2004/0223578 (2004-11-01), Lagarde
patent: 2004/0247066 (2004-12-01), Suda
patent: 2005/0264367 (2005-12-01), Munker et al.
Nelson Dale H.
Parikh Parag
Agere Systems Inc.
Nguyen Leon-Viet Q
Payne David C.
LandOfFree
Digital phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase-locked loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3935771