Digital phase-locked loop

Details Digital phase-locked loop Digital phase-locked loop

1994-02-07

1995-12-12

Chin, Stephen

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

327147, 327150, H03D 324

Patent

active

054757185

ABSTRACT:
A digital phase-locked loop includes a digital controller whose output is coupled to a controllable oscillator and which loop comprises a phase detector (PD) whose two inputs are provided to receive a pulse-shaped reference signal (REF) and a pulse-shaped oscillator signal (OSC) generated by the oscillator. This phase detector comprises a first circuit branch provided to receive the reference and the oscillator signal, to form a pulse-shaped signal whose pulse width is equal to the distance in time between two specific successive pulse edges of the reference and oscillator signal, to filter by low-pass filter the pulse-shaped signal and to code sample values of the low-pass filtered signal with a first number (Nf) of least significant bits. This phase detector comprises a second circuit branch, coupled to the first circuit branch, which second branch comprises a counter means which changes its count if no or more than one specific edge of the oscillator signal occur(s) between two successive given edges of the reference signal, which codes the result of the counting with a second number (Ng) of most significant bits.

REFERENCES:
patent: 4888564 (1989-12-01), Ishigaki
patent: 5036294 (1991-07-01), McCaslin
patent: 5276715 (1994-01-01), Guiseppina et al.

Affiliated with

Also associated with

Rating

Digital phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1366701