Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1995-12-11
1998-08-04
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
370208, H03D 324
Patent
active
057906157
ABSTRACT:
A digital phase-lock loop network that provides input and output clock signals to a digital data receiving system generally, and particularly to a data buffer contained therein, is disclosed. The digital phase-lock loop network provides bit-clock synchronization using a fixed input clock and an output clock having a variable frequency that is adjusted to correspond to the average input rate of the data samples into the data buffer. The digital phase-lock loop network allows the data buffer to be operated as a temporary storage device maintaining a nominal number of data samples therein at all times by avoiding any overflow and underflow data handling conditions that may otherwise cause loss of data. The digital phase-lock loop network of the present invention is particularly suited for the Eureka-147 system which has become a worldwide standard for digital audio broadcasting (DAB) technology.
REFERENCES:
patent: 4001690 (1977-01-01), Mack et al.
patent: 4215239 (1980-07-01), Gordy et al.
patent: 4565975 (1986-01-01), Gegner et al.
patent: 4811340 (1989-03-01), McEachern et al.
patent: 5065413 (1991-11-01), Fukuda
patent: 5245667 (1993-09-01), Lew
patent: 5367545 (1994-11-01), Yamashita et al.
Digital Sound Broadcasting to Vehicular, Portable, and Fixed Receivers for BSS (Sound) in the frequency range 500-3000 MHz, Document 10/30-E, 10 Dec. 1991.
Digital Sound Broadcasting to Mobile Receivers, Bernard Le Floch, Roselyne Halbert-Lassalle, Damien Castelain, IEEE Transactions on Consumer Electronics, vol. 35, #3 Aug. '89.
Beale Terrance Ralph
Boytim Mathew Alan
Chin Stephen
Delco Electronics Corporation
Funke Jimmy L.
Roundtree Joseph
LandOfFree
Digital phase-lock loop network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital phase-lock loop network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase-lock loop network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1186516