Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1998-08-21
2000-02-29
Ghebretinsae, Temesghen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375371, 370516, H03D 324
Patent
active
060318864
ABSTRACT:
The present invention provides a digital phase alignment which to select the clock whose the transition is occured in the close vicinity of a center of the input data unit interval, the rising transition or falling transition of data are detected, as a result, to generate the synthetic clock retiming data upon detecting the transition of data having a random bit column, the retiming clock is reached in the center of eye pattern of data, compared with a single directional transition is detected.
REFERENCES:
patent: 4814879 (1989-03-01), McNeely
patent: 5533072 (1996-07-01), Georgiou et al.
A 45-Mbit/s CMOS VLSI Digital Phase Aligner; Robert R. Cordell; 1988.
Jung Hee Young
Lee Bhum Cheol
Nah Ji Ha
Park Kwon Chul
Electronics and Telecommunications Research Institute
Ghebretinsae Temesghen
LandOfFree
Digital phase alignment apparatus in consideration of metastabil does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital phase alignment apparatus in consideration of metastabil, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase alignment apparatus in consideration of metastabil will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-689896