Digital logic output buffer interface for different semiconducto

Details Digital logic output buffer interface for different semiconducto Digital logic output buffer interface for different semiconducto

1995-12-19

1997-02-04

Westin, Edward P.

Electronic digital logic circuitry

Tri-state

With field-effect transistor

326 83, 326 34, H03K 19094, H03K 1716

Patent

active

056002661

ABSTRACT:
An input buffer circuit is implemented in a compound semiconductor technology such as Gallium Arsenide and converts silicon semiconductor logic levels such as those produced by CMOS and TTL integrated circuits and converts them to logic levels compatible with circuits manufactured in compound semiconductor technology. The input buffer employs a balanced input circuit designed to produce an output voltage representing the switch-point of the compound semiconductor technology when the voltage received from a silicon semiconductor circuit equals the switch-point of the silicon semiconductor circuit. Otherwise, the output voltage of the input buffer is proportional to the difference between the voltage received from the silicon semiconductor circuit and the switch-point of the silicon semiconductor circuit. The balanced input circuit minimizes variations in its output voltage due to variations in power supply voltage, circuit temperature and process parameters. The source-follower configuration of the balanced input also neither sources current to or sinks current from the driving silicon circuit. An output buffer circuit provides a stable high impedance tri-state output in a compound semiconductor technology by eliminating the effects of leakage current common to such technologies. The circuit employs a second pull-down transistor that sinks a small leakage current, thereby positively biasing the source of a first pull-down transistor which turns the first pull-down transistor hard.

REFERENCES:
patent: 4810969 (1989-03-01), Fulkerson
patent: 5066873 (1991-11-01), Chan et al.
patent: 5134316 (1992-07-01), Ta

Affiliated with

Also associated with

Rating

Digital logic output buffer interface for different semiconducto does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital logic output buffer interface for different semiconducto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital logic output buffer interface for different semiconducto will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-682808