Digital logic design using negative differential resistance diod

Details Digital logic design using negative differential resistance diod Digital logic design using negative differential resistance diod

1997-06-03

1999-05-11

Santamauro, Jon

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Diode

326119, 326 95, K03K19/10

Patent

active

059031700

ABSTRACT:
A digital logic gate circuit including a logic block, clock transistor, bias transistor and a negative differential resistance (NDR) diode which acts as an active load for the circuit. The logic block, comprising a plurality of field effect transistors whose control terminals receive the set of input signals to the logic gate, determines the gate function such as inversion, NAND, NOR, MAJORITY, etc. The clock transistor is connected in series with the logic block and the bias transistor is connected in parallel across this series combination. The terminal of the NDR diode affixed to the common terminal of the bias transistor and the logic block forms the output for the logic circuit. NDR diodes include but are not limited to devices such as tunnel diodes and resonant tunneling diodes (RTDs). The folded I-V characteristic of an NDR diode allows the circuits to operate in a bistable clocked mode, where the circuit output latches its state and changes only when the clock signal is active. The circuit topology allows logic functions to be implemented in a compact manner, thus reducing the propagation delay for the signals, and reducing the overall complexity and delay of arbitrary logic circuits. Thus, performance improvements result from the compactness of logic design as well as the elimination of a pipeline latch area and delay overheads.

REFERENCES:
patent: 3248563 (1966-04-01), Lin
patent: 3517210 (1970-06-01), Rubenstein
patent: 3857046 (1974-12-01), Varadibriarwood et al.
patent: 3982138 (1976-09-01), Luisi et al.
patent: 3987311 (1976-10-01), Thornburg
patent: 4982356 (1991-01-01), Ando
patent: 5018107 (1991-05-01), Yoshida
patent: 5260609 (1993-11-01), Takatsu
patent: 5265044 (1993-11-01), Singh
patent: 5281871 (1994-01-01), Mori et al.
patent: 5294566 (1994-03-01), Mori
patent: 5336949 (1994-08-01), Mimura
patent: 5477169 (1995-12-01), Shen et al.
Chen et al.: "Monolithic Integration of Resonant Tunneling Diodes and FET's for Monostable-Bistable Transition Logic Elements (MOBILE's), " IEEE Electron Device Letters, vol. 16, No. 2, Feb. 1995, pp. 70-73.
Seabaugh et al.: "Co-Integrated Resonant Tunneling and Heterojunction Bipolar Transistor Full Adder, 3" Proceedings of the 1993 IEEE International Electron Devices Meeting, Washington, D.C., 1993, pp. 16.4.1-16.4.4.
Neil H.E. Weste and Kamran Eshraghian: "Principles of CMOS VLSI Design: A Systems Perspective" 2nd edition, Addison-Wesley Publishing Company, Reading, Massachusetts, 1993, pp. 3-21.
Chang et al.: "Analysis of Hetrojunction Bipolar Transistor/Resonant Tunneling Diode Logic for Low-Power and High-Speed Digital Applications," IEEE Transactions on Electron Devices, vol. 40, No. 4, Apr. 1993, pp. 685-691.
Williamson et al., "12 GHz Clocked Operation of Ultralow Power Interband Resonant Tunneling Diode Pipelined Logic Gates," IEEE Journal of Solid-State Circuits, vol. 32, No. 2, Feb. 1997, pp. 222-231.

Affiliated with

Also associated with

Rating

Digital logic design using negative differential resistance diod does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital logic design using negative differential resistance diod, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital logic design using negative differential resistance diod will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-247913