Digital jitter attenuator using selection of multi-phase clocks

Details Digital jitter attenuator using selection of multi-phase clocks Digital jitter attenuator using selection of multi-phase clocks

1996-01-19

1997-02-11

Chin, Stephen

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

375373, 370518, H04L 700

Patent

active

056028822

ABSTRACT:
A jitter attenuator receives data and a receive clock extracted from an input data stream. A transmit clock is generated for retransmitting the data. The transmit clock has less jitter than the receive clock but has the same average frequency. An elastic buffer or FIFO is necessary to buffer the data. The receive clock is divided into a series of write clocks for writing data into the elastic buffer, and the transmit clock is also divided into a series of read clocks for reading data from the elastic buffer. A series of multi-phase clocks is used to generate the transmit clock. The multi-phase clocks all have the same frequency but are offset in phase from one another. A phase selector, under control of a counter, selects one of the multi-phase clocks to be the transmit clock. The counter is incremented or decremented by a phase comparator. The phase comparator compares the phase of one of the write clocks to the phase of one of the read clocks. The counter is incremented when the phase of the write clock lags the read clock, selecting a multi-phase clock with a more retarded phase, but the counter is decremented when the write clock leads the read clock, selecting a multi-phase clock with a more advanced phase. Thus the phase of the transmit clock is adjusted by the phase comparison of the write and read clocks for the elastic buffer. The elastic buffer is forced to half-full by comparing a write and read clock that are separated by half the capacity of the buffer. The phase, rather than the frequency, is adjusted, eliminating the feedback to an external VCO, allowing the jitter attenuator to be integrated on a single silicon substrate.

REFERENCES:
patent: 5162746 (1992-11-01), Ghoshal
patent: 5493243 (1996-02-01), Ghoshal

Affiliated with

Also associated with

Rating

Digital jitter attenuator using selection of multi-phase clocks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital jitter attenuator using selection of multi-phase clocks , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital jitter attenuator using selection of multi-phase clocks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-348745