Electrical computers and digital data processing systems: input/ – Intrasystem connection – Protocol
Reexamination Certificate
2010-04-19
2011-11-08
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Protocol
C710S305000, C710S313000
Reexamination Certificate
active
08055825
ABSTRACT:
A simple clock source synchronous DDR data transfer mechanism may be combined with static bus state signaling to replace a complex bus (e.g. USB) with an easy to implement digital serial interconnect bus. This may eliminate various pull-up/pull-down resistors required in USB, and enable the interconnect bus to operate with little or no leakage current when the bus is in an idle state, or data transmission state. All required functionality may be implemented using only two signal pins. The interconnect bus may also enable silicon solutions for high speed USB that do not require a PLL, since the clock may be provided by the transmission source and may thus not need to be recovered from the serial data stream. The digital serial interconnect bus may provide an easy reuse mechanism for USB silicon by enabling a designer to remove the analog PHY and replace it with a serial digital I/O transfer mechanism, while retaining the IP's USB timers, and other protocol specific features.
REFERENCES:
patent: 4847867 (1989-07-01), Nasu et al.
patent: 5793993 (1998-08-01), Broedner et al.
patent: 6073186 (2000-06-01), Murray et al.
patent: 6145039 (2000-11-01), Ajanovic et al.
patent: 6816931 (2004-11-01), Shih
patent: 7076683 (2006-07-01), Saito et al.
patent: 2002/0172290 (2002-11-01), Chorpenning et al.
patent: 2004/0071015 (2004-04-01), Borkenhagen et al.
patent: 2005/0071707 (2005-03-01), Hampel
patent: 1615136 (2006-01-01), None
USB-Implementers Forum Inc., Universal Serial Bus Specification, Rev 2.0, Apr. 27, 2000, pp. 118-170.
“ALTERA: Using Source-Synchronous Signaling with DPA in Stratix GX Devices—Application Note 236”; Altera Corporation; Jan. 2003, version 1.1; 18 pages.
“Cobra Specifications for Sampler Control Board—Draft”; Retrieved from the Internet: <http://www.jb.man.ac.uk/˜tsi/projects/cobradoc01.html>; Nov. 13, 2000; 4 pages.
Hood Jeffrey C.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Patel Nimesh G
Rinehart Mark
Standard Microsystems Corporation
LandOfFree
Digital device interconnect method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital device interconnect method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital device interconnect method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4290004