Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1997-07-16
1998-11-10
Bocure, Tesfaldet
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375362, 270516, H04L 700
Patent
active
058355430
ABSTRACT:
A digital desynchronizer device (10) includes an elastic store unit (12) that receives data in an asynchronous manner and synchronously transmits the data in response to a synchronization clock generated by a clock generator (14). The clock generator (14) operates off of a reference oscillator unit (16). The clock generator (14) generates the synchronization clock signal in response to pointer adjustments identified by a pointer movement unit (18). The clock generator (14) also generates the synchronization clock signal in response to mapping jitter identified by a mapping unit (20). The pointer movement unit (18) and the mapping unit (20) identify pointer adjustments and mapping jitter, respectively, independent of each other. The clock generator (14) adjusts a width of a specific pulse bit in response to pointer adjustments identified by the pointer movement unit (18). Clock generator (14) also adjusts a width of a specific bit position, separate from the pulse bit position used for pointer adjustments, in response to mapping jitter identified by the mapping unit (20).
REFERENCES:
patent: 4811340 (1989-03-01), McEachern et al.
patent: 5052025 (1991-09-01), Duff et al.
patent: 5119406 (1992-06-01), Kramer
patent: 5200982 (1993-04-01), Weeber
patent: 5268936 (1993-12-01), Bernardy
patent: 5311511 (1994-05-01), Reilly et al.
patent: 5337334 (1994-08-01), Molloy
patent: 5343476 (1994-08-01), Urbansky
patent: 5357514 (1994-10-01), Yoshida
patent: 5367545 (1994-11-01), Yamashita et al.
patent: 5404380 (1995-04-01), Powell et al.
patent: 5457717 (1995-10-01), Bellamy
Bregni, et al., "Jitter Testing Technique and Results at VC-4 Desynchronizer Output of SDH Equipment", IEEE 1994, pp. 1407-1410.
Hamlin, Jr., "Design and Performance Verification of A Sonet-to-DS3 Desynchronizer", IEEE 1991, pp. 0761-0764.
Ennghillis Pavlina
Hartjes Harry W.
Mazzurco Anthony
Shankel, III Stewart W.
Teodorescu Ioan V.
Bocure Tesfaldet
DSC Communications Corporation
Webster Bryan
LandOfFree
Digital desynchronizer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital desynchronizer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital desynchronizer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1524963