Digital data processing device, bus controlling method, bus...

Details Digital data processing device, bus controlling method, bus... Digital data processing device, bus controlling method, bus...

2006-01-10

2006-01-10

Myers, Paul R. (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

C710S032000, C710S107000, C709S227000

Reexamination Certificate

active

06985979

ABSTRACT:
It is an object to restore states of isochronous resources and logic plugs to normal states when failures occur in release of the isochronous resources and disconnection of the logic plugs. Information of isochronous resources and logic plugs of which release have been failed is managed as a table, a disconnection processing for connections is repeated till the connections are disconnected according to the table, and when disconnection cannot be effected even after repetition of a disconnection processing, a bus reset is generated to restore the bus to a normal state.

REFERENCES:
patent: 5535208 (1996-07-01), Kawakami et al.
patent: 5689244 (1997-11-01), Iijima et al.
patent: 5828656 (1998-10-01), Sato et al.
patent: 5867160 (1999-02-01), Kraft et al.
patent: 5883621 (1999-03-01), Iwamura
patent: 5949761 (1999-09-01), Matsuno et al.
patent: 6078783 (2000-06-01), Kawamura et al.
patent: 6128316 (2000-10-01), Takeda et al.
patent: 6185581 (2001-02-01), Garthwaite
patent: 6226697 (2001-05-01), Tokuhiro
patent: 6282597 (2001-08-01), Kawamura
patent: 6286071 (2001-09-01), Iijima
patent: 6334161 (2001-12-01), Suzuki et al.
patent: 6389496 (2002-05-01), Matsuda
patent: 6512767 (2003-01-01), Takeda et al.
patent: 6519544 (2003-02-01), Deguchi et al.
patent: 6574755 (2003-06-01), Seon
patent: 6587901 (2003-07-01), Nishikawa et al.
patent: 6591313 (2003-07-01), Hata et al.
patent: 6603737 (2003-08-01), Fukunaga et al.
patent: 6631415 (2003-10-01), James et al.
patent: 6665719 (2003-12-01), Isoda
patent: 6684110 (2004-01-01), Kutsuna et al.
patent: 6721831 (2004-04-01), Lee
patent: 6728821 (2004-04-01), James et al.
patent: 6732262 (2004-05-01), Sakai
patent: 6738816 (2004-05-01), Momona
patent: 6742134 (2004-05-01), Pothier et al.
patent: 6772354 (2004-08-01), Takenaka et al.
patent: 6775714 (2004-08-01), Miyano
patent: 6789208 (2004-09-01), Noda et al.
patent: 2001/0007118 (2001-07-01), Matsuda
patent: 2002/0047862 (2002-04-01), Aoki et al.
patent: 2002/0066015 (2002-05-01), Iwamoto
patent: 2002/0099967 (2002-07-01), Kawaguchi
patent: 2003/0066083 (2003-04-01), Hata et al.
patent: 957608 (1999-11-01), None
patent: 10275060 (1998-10-01), None
patent: 11205363 (1999-07-01), None
patent: 2001-103085 (2001-04-01), None
JVC; “1394 Interface Implementation Guideline for D-VHS”; JVC; May 29,2000; revision 1.00.
1394 Trade Association; “TA Doccument 1999031 AV/C Connection and Compatibility Management Specification 1.0”; 1394 Trade Association; Jul. 10, 2000.

Affiliated with

Also associated with

Rating

Digital data processing device, bus controlling method, bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital data processing device, bus controlling method, bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital data processing device, bus controlling method, bus... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3596569