Boots – shoes – and leggings
Patent
1978-06-16
1981-06-30
Chapnick, Melvin B.
Boots, shoes, and leggings
G06F 1516, G06F 1300
Patent
active
042765943
ABSTRACT:
A digital computer with the capability of incorporating multiple central processing units (CPU's), utilizes an address and data bus between each central processing unit and from one to fifteen intelligent composite memory and input/output modules (MIO). Data is transferred to and from each MIO and the CPU synchronously by a bus during one phase of a three phase clocking cycle. During a second phase of the clocking cycle data on one or more low speed serial data channels within each MIO is transferred to and from the MIO and external devices. During the third phase of the clocking cycle data on a high speed direct memory access channel (DMA) is transferred to and from the MIO and one or more external devices. Additional CPU's can be interconnected with the first CPU by means of an inter-processor buffer module (IPB) which interconnects to the bus at one end and the additional CPU, by means of a bus, at its other end. The IPB may be a software modifiable MIO and can store data addressable by the two interconnected CPU's. In turn, the additional CPU and its associated bus interconnects by the second bus with from one to fifteen additional MIO's or IPB's, allowing cascading of CPU's and associated MIO's and IPB's. Since all data transfers to and from the MIO's and external devices occur at time phases separate from the first time phase in which the CPU communicates with the MIO's and IPB's, the computational speed of any CPU is independent of the quantity of data transferred between the MIO's and IPB's and associated external devices or additional CPU's.
REFERENCES:
patent: 3348210 (1967-10-01), Ochsner
patent: 3349375 (1967-10-01), Seeber et al.
patent: 3350689 (1967-10-01), Underhill et al.
patent: 3377623 (1968-04-01), Reut et al.
patent: 3411139 (1968-11-01), Lynch et al.
patent: 3419849 (1968-12-01), Anderson et al.
patent: 3651484 (1972-03-01), Smeallie
patent: 3703707 (1972-11-01), Bovett
patent: 3810105 (1974-05-01), England
patent: 3833889 (1974-09-01), Cray
patent: 3905023 (1975-09-01), Perpiglia
patent: 3913070 (1975-10-01), Malcolm et al.
patent: 3921149 (1975-11-01), Kreis et al.
patent: 3931613 (1976-01-01), Gruner et al.
patent: 3959775 (1976-05-01), Valassis et al.
patent: 3961312 (1976-06-01), Bodner et al.
patent: 3962685 (1976-06-01), Belle Isle
patent: 3964055 (1976-06-01), Carruet et al.
patent: 3978451 (1976-08-01), Ito et al.
patent: 3982231 (1976-09-01), Bernstein et al.
patent: 3993981 (1976-11-01), Cassarino, Jr. et al.
patent: 4000485 (1976-12-01), Barlow et al.
patent: 4001783 (1977-01-01), Monahan et al.
patent: 4001790 (1977-01-01), Barlow
patent: 4007450 (1977-02-01), Haibt et al.
patent: 4012717 (1977-03-01), Censier et al.
patent: 4015242 (1977-03-01), Anceau et al.
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4048623 (1977-09-01), Gruner
patent: 4051551 (1977-09-01), Lawrie et al.
patent: 4056843 (1977-11-01), Bishop et al.
patent: 4060849 (1977-11-01), Bienvenu et al.
patent: 4065808 (1977-12-01), Schomberg et al.
patent: 4065809 (1977-12-01), Matsumoto
patent: 4073005 (1978-02-01), Parkin
patent: 4074352 (1978-02-01), Cook et al.
patent: 4075693 (1978-02-01), Fox et al.
patent: 4092728 (1978-05-01), Baltzer
patent: 4093981 (1978-06-01), McAllister et al.
patent: 4095267 (1978-06-01), Morimoto
patent: 4104720 (1978-08-01), Gruner
patent: 4106090 (1978-08-01), Erickson et al.
patent: 4106092 (1978-08-01), Millers
patent: 4122520 (1978-10-01), Adamchick et al.
patent: 4149243 (1979-04-01), Wallis
patent: 4164787 (1979-08-01), Aranguren
patent: 4181936 (1980-01-01), Kober
patent: 4212057 (1980-07-01), Devlin et al.
H. Loren, "Parallelism in Hardware and Software: Real and Apparent Concurrency", Chaps. 11,12,18,19; Prentice-Hall Pub. Co., 1972.
"A Computer That Wont't Shut Down", in Business Week, Dec. 8, 1975, pp. 81-82.
"Use Dec MPU's in Experiment", in Electronic News.
Musgrave, "Mini Network in a Box Promises Failsafe DP", in Minicomputer News, Dec. 18, 1975.
"Multiprocessors and Parallel Processing", pp. 1-80, Comptre Corp., 1974.
"English Trying New Architecture", in Electronics, Mar. 2, 1978, pp. 48, 50.
Schuster et al., "An Associative Processor for Data Bases", in Proceedings of the 5th Annual Symposium on Computer Architecture, Apr. 3-5, 1978, pp. 52-58.
1084 Model Programmable Controller, Modicon Corp. Brochure.
Chapnick Melvin B.
Gould Inc. Modicon Division
LandOfFree
Digital computer with multi-processor capability utilizing intel does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital computer with multi-processor capability utilizing intel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital computer with multi-processor capability utilizing intel will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2434611