Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2000-04-27
2002-04-02
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S086000, C326S058000, C326S062000, C326S057000, C326S056000, C327S333000
Reexamination Certificate
active
06366127
ABSTRACT:
DESCRIPTION
This present invention relates to digital CMOS voltage interface circuits, particularly, voltage interfaces which transfer the digital signal between any two voltages, with minimal power dissipation. The interfaces may contain circuitry operating at both involved voltages (power supplies), or they may contain circuitry operating to only one power supply.
CMOS is the principal technology used today to implement digital as well as analog applications. Today, practically all high performance digital circuits are based on CMOS. When scaling a CMOS technology, the supply voltages are decreased to control the magnitude of the electric fields inside the transistors. In addition to controlling the velocity of the electron flow, another beneficial aspect of voltage scaling is a quadratic decrease in dynamic power dissipation with supply voltage as expressed by P
D
=C
L
V
2
DD
f. However, a tradeoff occurs, since decreasing the power supply also decreases the circuit speed. As a consequence, different circuit blocks operating at different power supplies are often found in modern processors, such as high speed blocks operating at 5 volts for the critical paths, while the rest of the processor operates at 3.3 volts. Multiple on-chip power supplies are also found in other circuit families such as in mixed signal circuits. Therefore, high performance interfaces are frequently necessary. The signal transfer between low-to-high voltage levels and high-to-low voltage levels has to be performed with minimum delay and power in order to maintain any advantages obtained from using multiple power supplies.
A prior art CMOS interface circuit for converting a low voltage (e.g., 3 V) signal into a high voltage (e.g., 5 V) signal is shown in FIG.
1
. If Out
1
is low, P
5
is on, N
5
is off, and Out
2
is high. If Out
1
is high, both P
5
and N
5
are on. To make Out
2
go low, N
5
must have a higher transconductance than P
5
. Significant static power dissipation is therefore generated during the time Out
1
is high. A small P
5
, however, affects the low-to-high transition of Out
2
, increasing this transition time. Different interface circuits have been developed to solve those problems and provide an efficient interface, but have not been completely satisfactory.
It is therefore an object of this invention to provide improved interface circuits that are characterized by low power dissipation and minimal delay from input to output.
Another object of this invention is to provide an improved interface circuit that provides at the output, a high driving strength capability with minimal delay and power dissipation.
Another object of this invention is to provide an improved interface circuit that provides the signal voltage exchange while being equivalent in logic function to an inverter, providing a delay equivalent to the delay of an inverter.
Yet another object of this invention is to provide an improved voltage interface circuit with no practical limitations on the magnitude of the voltage levels of the two CMOS families being interfaced, as well as to maintain the same circuit configuration and transistor sizes for both the low-to-high and high-to-low voltage interfaces.
Another object of this invention is to provide an improved interface circuit that operates at one voltage (power supply) with minimal power dissipation.
Briefly described, an interface circuit embodying the invention has an interface block which has two branches which, respectively, receive from an in input block two signals corresponding to an input, which change in polarity in opposite senses, and pass them to an output via a buffer block in which the signals are combined.
REFERENCES:
patent: 5239211 (1993-08-01), Jinbo
patent: 5278788 (1994-01-01), Nomura
patent: 5414379 (1995-05-01), Kwon
patent: 5889707 (1999-03-01), Yang
patent: 6043698 (2000-03-01), Hill
patent: 6166561 (2000-12-01), Fifield et al.
Secareanu, R.M. et al., A High Speed CMOS Buffer for Driving Large Capacitive Loads in Digital ASICs, Proceedings of the IEEE ASIC Conference, pp. 365-368, Sep., 1998.
Caravella, J.S. et al., Three Volt to Five Volt CMOS Interface Circuit with Device Leakage Limited DC Power Dissipation, Proceedings of the IEEE ASIC Conference, pp. 448-451, Sep., 1993.
Wada, Y. et al., Highly Reliable Process Insensitve 3.3V-5V Interface Circuit, Proceedings of the Symposium on VLSI Circuits, pp. 90-91, Jun., 1992.
Ohkawa, M. et al., A 0.6 um CMOS SOG with 5v/3.3V Interfaces, Proceedings of the Symposium on VLSI Circuits, pp. 88-89, Jun., 1992.
Golshan, R. et al., A Novel Reduced Swing CMOS BUS Interface Circuit for High Speed Low Power VLSI Systems, Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 4, pp. 351-354, Jun., 1994.
Tomita, T. et al., 622 Mbps 8 mW CMOS Low-Voltage Interface Circuit, IEICE Transactions on Electronics, vol. E78-C, No. 12, pp. 1726-1732, Dec., 1995.
Veendrick, H.J.M., Short-Circuit Dissipation of Static CMOS Circuitry and its Impact on the Design of Buffer Circuits, IEEE Journal of Solid-State Circuits, vol. SC-19, No. 4, pp. 468-473, Aug., 1984.
Vemuru, S.R. et al., Short-Circuit Power Dissipation Estimation for CMOS Logic Gates, IEEE Transactions on Circuits and System—I: Fundamental Theory and Applications, vol. 41, No. 11, pp. 762-765, Nov., 1994.
Lin, H.C. et al., An Optimized Output Stage for MOS Integrated Circuits, IEEE Journal of Solid-State Circuits, vol. SC-10, No. 2, pp. 106-109, Apr., 1975.
Hedenstierna N. et al., CMOS Circuit Speed and Buffer Optimization, IEEE Transactions on Computer-Aided Design, vol. CAD-6, No. 2, pp. 270-281, Mar., 1987.
Friedman Eby
Secareanu Radu M.
LuKacher Kenneth J.
LuKacher Martin
Tan Vibol
The University of Rochester
Tokar Michael
LandOfFree
Digital CMOS voltage interface circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital CMOS voltage interface circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital CMOS voltage interface circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2895443