Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2002-06-14
2004-08-17
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06779156
ABSTRACT:
BACKGROUND
This invention relates in general to digital circuits and, more specifically, to design of digital circuits that are laid-out with cells.
Mathematics is one attempt for humankind to understand the universe around them. As technological advancement occurs, mathematical concepts and algorithms grow to enable and/or support those advancements. Within the context of digital design, Boolean logic is the mathematical construct used to manipulate and optimize digital circuits. Nearly every electronic device today relies upon some type of Boolean logic for any embedded digital circuits. Other mathematical constructs, however, are possible that allow further optimization of digital designs. Changes to the processing of digital design are necessary when avoiding Boolean logic elements.
Today application specific integrated circuit (ASIC) are specified using netlists of library cells for a particular process of a foundry or fabrication facility. These netlists are used to fabricate integrated circuits made up of the library cells. A few hundred library cells are typically available for a particular process that include AND gates, OR gates, flip-flops (F/F), and buffers. When a new fabrication process is developed, engineers custom layout each of the library cells to get the most optimal performance from each cell.
REFERENCES:
patent: 4792909 (1988-12-01), Serlet
patent: 4912348 (1990-03-01), Maki et al.
patent: 5040139 (1991-08-01), Tran
patent: 5051917 (1991-09-01), Gould et al.
patent: 5128871 (1992-07-01), Schmitz
patent: 5162666 (1992-11-01), Tran
patent: 5200907 (1993-04-01), Tran
patent: 5225991 (1993-07-01), Dougherty
patent: 5299204 (1994-03-01), Daniel
patent: 5349659 (1994-09-01), Do et al.
patent: 5406497 (1995-04-01), Altheimer et al.
patent: 5432707 (1995-07-01), Leung
patent: 5526276 (1996-06-01), Cox et al.
patent: 5548231 (1996-08-01), Tran
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5649165 (1997-07-01), Jain et al.
patent: 5712806 (1998-01-01), Hennenhoefer et al.
patent: 5724251 (1998-03-01), Heavlin
patent: 5740071 (1998-04-01), Leipold
patent: 5780883 (1998-07-01), Tran et al.
patent: 5796128 (1998-08-01), Tran et al.
patent: 5801551 (1998-09-01), Lin
patent: 5805462 (1998-09-01), Poirot et al.
patent: 5859547 (1999-01-01), Tran et al.
patent: 5867396 (1999-02-01), Parlour
patent: 5894227 (1999-04-01), Acuff
patent: 5943253 (1999-08-01), Matsumiya et al.
patent: 5953519 (1999-09-01), Fura
patent: 5987086 (1999-11-01), Raman et al.
patent: 6051031 (2000-04-01), Shubat et al.
patent: 6173435 (2001-01-01), Dupenloup
patent: 6184718 (2001-02-01), Tran et al.
patent: 6185719 (2001-02-01), Sako
patent: 6205572 (2001-03-01), Dupenloup
patent: 6243849 (2001-06-01), Singh et al.
patent: 6263483 (2001-07-01), Dupenloup
patent: 6275973 (2001-08-01), Wein
patent: 6282695 (2001-08-01), Reddy et al.
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6288593 (2001-09-01), Tran et al.
patent: 6289491 (2001-09-01), Dupenloup
patent: 6289498 (2001-09-01), Dupenloup
patent: 6292931 (2001-09-01), Dupenloup
patent: 6295636 (2001-09-01), Dupenloup
patent: 6313666 (2001-11-01), Yamashita et al.
patent: 6356112 (2002-03-01), Tran et al.
patent: 6359468 (2002-03-01), Park et al.
patent: 6389379 (2002-05-01), Lin et al.
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6499131 (2002-12-01), Savithri et al.
patent: 6526543 (2003-02-01), Rosser
patent: 6532581 (2003-03-01), Toyonaga et al.
patent: 6536028 (2003-03-01), Katsioulas et al.
patent: 6557145 (2003-04-01), Boyle et al.
patent: 6564361 (2003-05-01), Zolotykh et al.
patent: 6588006 (2003-07-01), Watkins
patent: 2002/0069396 (2002-06-01), Bhattacharya et al.
patent: 2002/0087939 (2002-07-01), Greidinger et al
patent: 2002/0178432 (2002-11-01), Kim et al.
patent: 2003/0085738 (2003-05-01), Maki et al.
patent: 2003/0145288 (2003-07-01), Wang et al.
patent: WO 02/103757 (2002-12-01), None
Scarsi, R.; Macii, E., “On the benefits of kernel extraction during logic optimization”, Electrotechnical Conference, 2000. MELECON 2000. 10th Mediterranean, vol.: 1, May 29-31, 2000 pp.: 53-56 vol. 1.*
Muselli, M., Liberati, D., “Training digital circuits with Hamming clustering”, Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on vol.: 47, Issue: 4, Apr. 2000 pp. 513-527.*
Roy, S.; Banerjee, P., “An L-shaped partioning-based algebraic factorization algorithm”, Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on, vol. 3, Jun. 9-12, 1997 pp. 1671-1679 vol.3.*
Saucier, G., Abouzeid, P.; “Lexicographical expressions of Boolean functions with application to multilevel synthesis”, Compute Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 12, Issue: 11, Nov. 1993 pp.: 1642-165.*
Devadas, S. Optimal Layout Via Boolean Satisfiabililty, 1989 IEEE International Conference on Computer-Aided Design 5 Nov. 1989, pp. 294-297.
Falkowski, B.J. et al., Efficient Algorithims For the Calculation of Arithmetic Spectrum from OBDD and Synthesis of OBDD from Arithmetic Spectrum for Incompletely Specified Boolean Functions 1994 IEEE International Symposium on Circuits and Systems, May 30, 1994, vol. 1, pp. 197-200.
Method for Identifying Technology Primitive in Logic IBM Technical Discolosure Bulletin, May 1992, Vo. 34, No. 12, pp. 359-361.
Upton, M. et al. Integrated Placement for Mixed Macro Cell and Standard Cell Designs Proceedings of 27th ACM/IEEE Design Automation Conference, Jun. 24, 1990, pp. 32-35.
Fletcher, William I.,An Engineering Approach to Digital Design, MSI and LSI Circuits and Their Applications, 1980, Prentice-Hall, Inc., Englewood Cliffs, NJ, pp. 210-226.
Yano, Kazuo et al. “Lean integration: Achieving a Quantum Leap in Performance and Cost of Logic LSIs”IEEE 1994 Custom Integrated Circuits Conference, 1994, pp. 26.5.1-26.5.4.
Cameron Eric G.
Donohoe Gregory W.
Gambles Jody W.
Miles Lowell H.
Whitaker Sterling R.
Levin Naum
Science & Technology Corporation @ UNM
Siek Vuthe
LandOfFree
Digital circuits using universal logic gates does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital circuits using universal logic gates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital circuits using universal logic gates will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3300318