Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2001-07-24
2003-06-10
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C717S106000, C717S114000, C717S137000, C717S143000, C703S016000, C707S793000
Reexamination Certificate
active
06578187
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
With LSI mini-scale technology development, a huge number of digital gates can be put into one LSI. Traditional circuit diagram design is regarded as time consuming especially for design and simulation. Therefore, it is desirable to have highly abstracted high level description languages. This invention is related to a digital circuit design method with which, after using program language to describe digital circuit, the source lists can be converted into hardware language, net lists or circuit diagram. This invention also introduces a compiler which can realize the above conversion; that is after the source lists being executed by computer, the simulator shows the results.
2. Description of the Prior Art
In traditional digital circuit design the hardware languages, such as the verilog-HDL or VHDL, are used. Since the circuit scale is becoming large, it is difficult to handle the whole system design and to use top-down design (i.e. specification) method to synthesize circuit by using hardware description languages. And also its simulation speed is slow.
Recently, programming languages such as C or C++ are adopted to design hardware, and for example C++ library called SystemC is introduced. Through C++ simulator it can solve the slow simulation problem caused by using hardware description language. However, this method has many limitations and the way of description is the same as the hardware description language. It is also hard to use top-down specification method to design digital circuit.
Although there are some other methods allowing the programming languages such as C or C++ to design hardware, their designs have limitations as well. Because In hardware description language, registers can change states within the same time step, but in procedural programming languages that use sequential process, it is difficult to describe changes occurring at the same time step.
In conclusion traditional compilers that transform programming language to hardware description language have the above-mentioned design limitations, and the simulator can only simulate those source lists created by restricted process.
SUMMARY OF THE INVENTION
The problem we want to solve is that, by using programming language such as C or C++, it is very difficult to describe register changes that occur at the same time. And because it requires sequential process, design is limited.
The key point for this design invention is that, when using programming language to describe register, it describes primary variables and secondary variables that express input of the register separately; after module process, assigns secondary variables to primary variables. To reduce the limitations caused by sequential process required by programming language, a assignment section which defines combination circuits for module section is executed before the module section. Several clocks, gated clocks and asynchronous resets/sets are described in a non-blocking assignment section.
This invention leads to a simple design by solving problems caused by programming language such as C or C++ when describing the hardware, and it also provides correlated compiler and simulator.
REFERENCES:
patent: 5355496 (1994-10-01), Fant et al.
patent: 5870585 (1999-02-01), Stapleton
patent: 6021266 (2000-02-01), Kay
patent: 6035106 (2000-03-01), Carruthers et al.
patent: 6053947 (2000-04-01), Parson
patent: 6083269 (2000-07-01), Graef et al.
patent: 6152612 (2000-11-01), Liao et al.
patent: 6167363 (2000-12-01), Stapleton
patent: 6226776 (2001-05-01), Panchul et al.
patent: 6226777 (2001-05-01), Zhang
patent: 6292765 (2001-09-01), Ho et al.
patent: 6298472 (2001-10-01), Phillips et al.
patent: 6324680 (2001-11-01), Barnfield et al.
patent: 6370677 (2002-04-01), Carruthers et al.
patent: 6374403 (2002-04-01), Darte et al.
patent: 6421808 (2002-07-01), McGeer et al.
patent: 6421815 (2002-07-01), Seawright
patent: 6484304 (2002-11-01), Ussery et al.
patent: 2001/0034876 (2001-10-01), Panchul et al.
patent: 2002/0046391 (2002-04-01), Ito et al.
patent: 2002/0104073 (2002-08-01), Weerawarana et al.
patent: 2002/0138244 (2002-09-01), Meyer
patent: 2002/0166110 (2002-11-01), Powell
patent: 2002/0169588 (2002-11-01), Grupp et al.
patent: 2003/0014743 (2003-01-01), Cooke et al.
patent: WO-97/13209 (1997-04-01), None
Maruyama et al., “A C to HDL compiler for pipeline processing on FPGAs”, 2000 Symposium on Field-Programmable Custom Computing Machines, Apr. 17, 2000, pp. 101-110.*
Micheli et al., “Hardware/Software Co-Design”, Proceedings of the IEEE, vol. 85, No. 3, Mar. 1997, pp. 349-365.*
Cashar et al., “TPS-X—an automated graphical approach to TPS design”, IEEE Systems Readiness Technology Conference, Sep. 21, 1992, pp. 189-194.*
Kenyon et al., “High-level microprogramming: an optimizing C compiler for a processing element of a CAD accelerator”, Proceedings of the 23rdAnnual Workshop and Symposium on Microprogramming and Microarchitecture, Nov. 27, 1990, pp. 97-106.*
Sarkany et al., “Innovative techniques for improved testability”, Proceedings of International Test Conference, Sep. 10, 1990, pp. 103-108.*
Takezawa et al., “Interactive design environment of VLSI architecture for digital signal processing”, International Conference on Acoustics, Speech, and Signal Processing, vol. 2, Apr. 3, 1990, pp. 1085-1088.*
De Man, “Generalized combinations in functional languages and their applications”, CompEuro '88, ‘Design: Concepts, Methods and Tools’, Apr. 11, 1988, pp. 9-14.*
Watanabe et al., “The ELIS interpreter-oriented Lisp-based workstation”, Proceedings of the 2ndIEEE Conference on Computer Workstations, Mar. 7, 1988, pp. 70-79.*
NB9006283, “Global Computer Design”, IBM Technical Disclosure Bulletin, Jun. 1990, vol. 33, No. 1B, pp. 283-285 (6 pages).
Kik Phallaka
Smith Matthew
LandOfFree
Digital circuit design method using programming language does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital circuit design method using programming language, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital circuit design method using programming language will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3117699