Differential logic level translator circuit with dual output log

Electronic digital logic circuitry – Interface – Logic level shifting

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

326 78, 326 18, 326125, 326126, H03K 19018, H03K 19086

Patent

active

054283051

ABSTRACT:
Switching between two logic circuits that produce outputs at different respective logic levels is accomplished by means of a common input differential switch that has a branch in each logic circuit. A common current source supplies current to the branches within each logic circuit. The current source remains on regardless of which logic level is selected, thereby enhancing switching speed. The logic circuits produce logic outputs at a common output differential switch, which in turn provides a selected output to a single output terminal. The logic circuits are configured so that the output from the circuit corresponding to the selected logic level dominates the output from the other logic circuit at the output differential switch.

REFERENCES:
patent: 4625129 (1986-11-01), Ueno
patent: 4748350 (1988-05-01), Emori
patent: 4806796 (1989-02-01), Bushey et al.
patent: 4928024 (1990-05-01), Shimotsuhama et al.
patent: 5045807 (1991-09-01), Ishihara et al.
patent: 5059827 (1991-10-01), Phan
patent: 5068550 (1991-11-01), Barre
patent: 5132573 (1992-07-01), Tsuru et al.
patent: 5172011 (1992-12-01), Leuthold et al.
Digital Integrated Electronics, by H. Taub, Mc-Graw Hill, 1977, pp. 246-249.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Differential logic level translator circuit with dual output log does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Differential logic level translator circuit with dual output log, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential logic level translator circuit with dual output log will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-289773

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.