Differential charge pump based phase locked loop or delay locked

Details Differential charge pump based phase locked loop or delay locked Differential charge pump based phase locked loop or delay locked

1994-06-03

1998-04-14

Kuntz, Curtis

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

331 17, 327157, H03D 324, H04L 2360

Patent

active

057402132

ABSTRACT:
A phase locked loop includes a differential charge pump to cancel static phase error and reduce sensitivity to noise. The differential charge pump comprises two substantially identical single-ended charge pumps so that under locked condition, changes in voltage at the charge pumps' output terminals are substantially identical, thereby maintaining a substantially constant difference between the charge pumps' output voltage. A differential input voltage-controlled oscillator receives the output of the differential charge pump and generates a clock signal with a frequency proportional to the voltage difference output by the differential charge pump. A common mode bias circuit adjusts the common mode voltage output by the differential charge pump to optimize the voltage swing available at the differential charge pump's output terminals. The structure can be easily modified to implement a delay locked loop by replacing the differential input voltage-controlled oscillator with a differential input voltage-controlled delay circuit.

REFERENCES:
patent: 4414479 (1983-11-01), Foley
patent: 4808858 (1989-02-01), Stoops
patent: 4959618 (1990-09-01), Shier
patent: 5196980 (1993-03-01), Carson
patent: 5432477 (1995-07-01), Nishiyama et al.
Robert R. Cordell et al., "A 50 MHz Phase-and Frequency-Locked Loop," IEEE Journal of Solid-State Circuits, vol. SC-14, No. 6, Dec. 1979, pp. 1003-1009.
Mel Bazes, "A Novel Precision MOS Synchronous Delay Line," IEEE Journal of Solid-State Circuits, vol. SC-20, No. 6, Dec. 1985, pp. 1265-1271.
Mel Bazes et al., "A Novel CMOS Digital Clock and Data Decoder," IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1934-1940.
Sam Yinshang Sun, "An Analog PLL-Based Clock and Data Recovery Circuit with High Input Jitter Tolerance," IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 325-330.
Floyd M. Gardner, "Charge-Pump Phase-Lock Loops," IEEE Transactions on Communications, vol. COM-28, No. 11, Nov. 1980, pp. 1849-1858.
Deog-Kyoon Jeong et al., "Design of PLL-Based Clock Generation Circuits," IEEE Journal of Solid-State Circuits, vol. SC-22, No. 2, Apr. 1987, pp. 255-261.
Ian A. Young et al., "A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessors," IEEE Journal of Solid-State Circuits, vol. 27, No. 11, Nov. 1992, pp. 1599-1607.
Mark G. Johnson, "A Variable Delay Line PLL for CPU-Coprocessor Synchronization," IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1218-1223.

Affiliated with

Also associated with

Rating

Differential charge pump based phase locked loop or delay locked does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Differential charge pump based phase locked loop or delay locked, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential charge pump based phase locked loop or delay locked will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-643941