Static information storage and retrieval – Interconnection arrangements
Patent
1995-03-01
1997-07-15
Nelms, David C.
Static information storage and retrieval
Interconnection arrangements
365196, 365205, 365220, 365221, B11C 506
Patent
active
056489277
ABSTRACT:
A memory array architecture is disclosed which funnels data through a series of sets of input/output data lines. Additionally, the invention allows a variable number of sense amplifiers to be used with a single local differential amplifier, thereby permitting high speed sensing.
REFERENCES:
patent: 4751681 (1988-06-01), Hashimoto
patent: 4807194 (1989-02-01), Yamada et al.
patent: 4897569 (1990-01-01), Calzi
patent: 4910713 (1990-03-01), Madden et al.
patent: 4943944 (1990-07-01), Sakui et al.
patent: 4947377 (1990-08-01), Hannai
patent: 5027325 (1991-06-01), Katsura
patent: 5418737 (1995-05-01), Tran
Kazutami Arimoto, et al., A 60-ns 3.3-V-Only 16-Mbit DRAM with Multipurpose Register, IEEE Journal of Solid-State Circuits, vol., 24, No. 5, Oct. 1989, pp. 1184-1190.
Toshio Yamada, et al., A 4-Mbit DRAM with 16-bit Concurrent ECC, IEEE Journal of Solid-State Circuits, vol., 23, No. 1, Feb. 1988, pp. 20-26.
Bassuk Lawrence J.
Braden Stanton C.
Donaldson Richard L.
Nelms David C.
Niranjan F.
LandOfFree
Differential amplifier in a memory data path does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Differential amplifier in a memory data path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential amplifier in a memory data path will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1496688