Difar demultiplexer test circuit

Details Difar demultiplexer test circuit Difar demultiplexer test circuit

1988-03-09

1989-09-19

Tarcza, Thomas H.

Communications, electrical: acoustic wave systems and devices

Testing, monitoring, or calibrating

367 3, 367118, H04B 1700

Patent

active

048687928

ABSTRACT:
A demultiplexer test circuit having a signal source summing means responsive to a selected target angle theta for adding a first independent noise signal to an input signal to provide a composite omni signal and for adding a second noise signal to the product of the cosine of the selected target angle and the input signal to provide a composite cosine signal, and for adding a third noise signal to the product of the sine of the selected target angle and the input signal to provide a composite sine signal. A dual output phase shifting means responsive to a selected heading angle phi provides a quad count signal, a quad count clock signal, a reference count signal and a reference count clock signal. The reference count signal is lags the quad count signal by a time interval proportional to the selected heading angle phi. A quadrature detector circuit responds to the quadrature count signal and the quadrature count clock signal to transfer the state of the quadrature count signal to a sine modulator signal in response to a quadrature count clock signal to provide the sine modulator signal; and, for transferring the state of the sine modulator signal in response to the quadrature count clock signal to provide the cosine modulator signal. The sine modulator signal leads the cosine modulator signal by ninety degrees. A phase pilot reference circuit transfers the state of the reference count signal to a phase pilot reference signal in response to a reference count clock signal to provide the a phase pilot reference signal. A cosine modulator provides a modulated cosine signal. A sine modulator is provides a modulated sine signal. A frequency division means provides a frequency pilot signal having a frequency equal to one half the frequency of the sine modulator signal. A multiple pseudo random noise source provides first, second and third independent noise signals. A sum means provides a sonobuoy composite signal representing the sum of the composite omni signal, the modulated cosine signal, the modulated sine signal, the frequency pilot signal and the reference phase pilot signal.

REFERENCES:
patent: 3870989 (1975-03-01), Mallet
patent: 4017822 (1977-04-01), Rusch
patent: 4057778 (1977-11-01), Bates et al.
patent: 4109232 (1978-08-01), Bates et al.
patent: 4205396 (1980-05-01), Pryor, Jr.
patent: 4393483 (1983-07-01), Hammond et al.

Affiliated with

Also associated with

Rating

Difar demultiplexer test circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Difar demultiplexer test circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Difar demultiplexer test circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-374418