Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-08-29
2004-11-02
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257SE29309
Reexamination Certificate
active
06812517
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to non-volatile memories, and more particularly to, memory cells using a dielectric layer for storage of charge.
RELATED ART
One of the difficulties in non-volatile memories (NVMs) is a sufficiently fast erase time. Erase time needs typically to be less than 1 second. NVMs that use a dielectric layer, typically silicon nitride, as the structure for storing charge provide a significant cost benefit over NVMs using conventional floating gates. In the case of NVMs with a silicon nitride storage layer, there is a bottom dielectric between the substrate and the silicon nitride layer. This dielectric is typically silicon oxide because of its ability to experience tunneling with minimal destructive effect and its good interfacial qualities. The difficulty is that this layer is preferably thin for erase performance but preferably thick to avoid leakage of charge from the silicon nitride layer that is storing charge. Thus, there is a tradeoff between the erase time and leakage. The result can be that there is no satisfactory point at which there is both an adequately fast erase time and a sufficiently low leakage.
One solution has been to use hot hole injection (HHI) to neutralize electrons in the nitride layer. This allows for a thicker oxide while still achieving relatively fast neutralization of the trapped charge in the silicon nitride layer. One problem is that hot holes are generated in a relatively localized area and may be limited in area where the trapped charge can be neutralized so trapped charge outside of this limited area may not be neutralized. This makes the erasure incomplete and perhaps provides insufficient differential between programmed and erased states. Another problem is that hot hole injection tends to be more damaging to the oxide between the silicon nitride and the substrate than tunneling. The damage results in lower endurance.
Thus there is a need for a NVM cell, of the type having a dielectric layer that acts as the storage element, with an improved erase characteristic.
REFERENCES:
patent: 4360900 (1982-11-01), Bate
patent: 5861347 (1999-01-01), Maiti et al.
patent: 5876788 (1999-03-01), Bronner et al.
patent: 6245652 (2001-06-01), Gardner et al.
patent: 6297095 (2001-10-01), Muralidhar et al.
patent: 6511925 (2003-01-01), Aronowitz et al.
patent: 2003/0042527 (2003-03-01), Forbes et al.
patent: 2003/0047755 (2003-03-01), Lee et al.
patent: 2003/0153149 (2003-08-01), Dong et al.
patent: 19903598 (2000-08-01), None
patent: 58021871 (1983-02-01), None
patent: WO 8204162 (1982-11-01), None
Lee et al., “A Novel High K Inter-Poly Dielectric (IPD), Al2O3for Low Voltage/High Speed Flash Memories: Erasing in msecs at 3.3V,” 1997 Symposium on VLSI Technology Digest of Technical Papers, Jun. 1997, pp. 117-118.
PCT/US03/22991 International Search Report.
Clingan, Jr. James L.
Freescale Semiconductor Inc.
Ho Tu-Tu
King Robert L.
Nelms David
LandOfFree
Dielectric storage memory cell having high permittivity top... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dielectric storage memory cell having high permittivity top..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dielectric storage memory cell having high permittivity top... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3284970