Data processing: generic control systems or specific application – Specific application – apparatus or process – Product assembly or manufacturing
Reexamination Certificate
2008-03-11
2008-03-11
Picard, Leo (Department: 2125)
Data processing: generic control systems or specific application
Specific application, apparatus or process
Product assembly or manufacturing
C700S121000
Reexamination Certificate
active
11247196
ABSTRACT:
Embodiments of the present invention provide a novel method, system and computer program product for tracing die units during material transfer from, for example, one factory or lot to another (and efficiently maintaining correspondence between die data and an individual die during, e.g., a lot transfer process). One or more embodiments of the present invention are intended to improve the mechanism of die-level traceability by assigning individual die IDs to each die unit in, e.g., each lot, and associating a range of die IDs with a corresponding index string. When, for example, some dies are transferred from, e.g., a first lot to a second lot, the entire die information associated with the first lot is copied to the second lot, and a different index string is assigned to the second lot to indicate the actual dies or range of dies that have been transferred. The first lot's index string is then adjusted to indicate the dies remaining after the transfer.
REFERENCES:
patent: 5294812 (1994-03-01), Hashimoto et al.
patent: 5751581 (1998-05-01), Tau et al.
patent: 5889674 (1999-03-01), Burdick et al.
patent: 6065113 (2000-05-01), Shiell et al.
patent: 6192291 (2001-02-01), Kwon
patent: 6216055 (2001-04-01), Balamurugan et al.
patent: 6351684 (2002-02-01), Shirley et al.
patent: 6400840 (2002-06-01), Wilson et al.
patent: 6427092 (2002-07-01), Jones et al.
patent: 6588854 (2003-07-01), Wilson et al.
patent: 6616034 (2003-09-01), Wu et al.
patent: 6622102 (2003-09-01), Skidmore
patent: 6792365 (2004-09-01), Raitter
patent: 6792563 (2004-09-01), DesRosier et al.
patent: 6941556 (2005-09-01), Kessler et al.
patent: 6959226 (2005-10-01), Hsieh
patent: 2001/0021265 (2001-09-01), Wilson et al.
patent: 2001/0026949 (2001-10-01), Ogawa et al.
patent: 2001/0036677 (2001-11-01), Hiroyuki et al.
patent: 2002/0004767 (2002-01-01), Chikashi et al.
patent: 2002/0017708 (2002-02-01), Takagi et al.
patent: 2002/0038779 (2002-04-01), Beffa
patent: 2002/0076897 (2002-06-01), Peterson
patent: 2002/0081756 (2002-06-01), Asahina et al.
patent: 2002/0110270 (2002-08-01), Wilson et al.
patent: 2002/0132060 (2002-09-01), Corbett
patent: 2002/0183884 (2002-12-01), Jones et al.
patent: 2003/0062609 (2003-04-01), Funatsu
patent: 2003/0103628 (2003-06-01), Luc et al.
patent: 2003/0106931 (2003-06-01), Wu et al.
patent: 2003/0141605 (2003-07-01), Lee et al.
patent: 2003/0157762 (2003-08-01), Peterson
patent: 2003/0158795 (2003-08-01), Markham et al.
patent: 2003/0203591 (2003-10-01), Corbett
patent: 2003/0224540 (2003-12-01), Watanabe et al.
patent: 2004/0000744 (2004-01-01), Grigg et al.
patent: 2004/0005090 (2004-01-01), Wilson et al.
patent: 2004/0006404 (2004-01-01), McAdams et al.
patent: 2004/0034785 (2004-02-01), Horng-Ming et al.
patent: 2004/0087113 (2004-05-01), Muraishi
patent: 2004/0095172 (2004-05-01), Usami
patent: 2004/0124437 (2004-07-01), Doudoumopolous
patent: 2004/0176872 (2004-09-01), Eidemiller
patent: 2004/0225385 (2004-11-01), Takagi et al.
patent: 2004/0251472 (2004-12-01), Catalasan et al.
patent: 2004/0256463 (2004-12-01), Kudo
patent: 2005/0042780 (2005-02-01), Matsunami
patent: 2005/0187737 (2005-08-01), Toyoshima et al.
patent: 11087535 (1999-03-01), None
patent: WO-98/14984 (1998-04-01), None
patent: WO-2004/049231 (2004-06-01), None
Mar. 6, 2006. International Search Report and Written Opinion from PCT Application No. PCT/US2005/036548.
Card et al. “Beyond AEC and APC: Wafer quality control.” Solid State Technology, vol. 48, Issue 4. (Abstract) Apr. 2005.
Chylak, B et al. “Packaging for Multi-Stack Die.” Semiconductor International, vol. 27, No. 6 (Abstract). Jun. 2004.
Fegley, C. R. et al. “Automatic detection of ink-marked semiconductor chips.” Technical Digest, No. 59. (Abstract) Jul. 1980.
Freed et al. “Autonomous On-Wafer Sensors for Process Modeling, Diagnosis, and Control.” IEEE TSM, vol. 14, No. 3. Aug. 2001.
Hutchins, G. L. “Semiconductor chip traceability method.” IBM Technical Disclosure Bulletin, vol. 23, No. 5. (Abstract) Oct. 1980.
Lerman. “Traceability via Voice Data Entry.” IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. CHMT-3, No. 3 (Abstract). Sep. 1980.
Miller, J. G. et al. “Implementing a fully automatic macro defect detection and classification system in a high-production semiconductor fab.” Journal of Microlithography, Microfabrication, and Microsystems, vol. 2, No. 1. (Abstract) Jan. 2003.
Mora. “China launches 300mm manufacturing.” Solid State Technology, vol. 48, No. 2, pp. 63-65. Feb. 2005.
Owens, M. M. et al. “Rapid Prototype Fabrication of Custom Chip Scale Packages.” Materials, Integration and Packaging Issues for High-Frequency Devices Symposium. (Abstract) 2004.
Perrottet, D. et al. “High-speed chip marking.” European Semiconductor, vol. 26, No. 8. (Abstract) Aug. 2004.
Peters. “Sampling Size: What the Books Don't Tell You.” Semiconductor International, vol. 28, No. 3, p. 34. Mar. 2005.
Saitoh, F. “Semiconductor bare chip ID recognition using combinational Hough transform.” Journal of the Japan Society of Precision Engineering, vol. 65, No. 1. (Abstract) Jan. 1999.
Scheiber “High-speed sensors address inspection.” Test & Measurement World, vol. 25, Issue 4. (Abstract) May 2005.
Shindo et al. “Effective Excursion Detection by Defect Type Grouping in In-Line Inspection and Classification.” IEEE TSM, vol. 12, No. 1. Feb. 1999.
Skinner et al. “Multivariate Statistical Methods for Modeling and Analysis of Wafer Probe Test Data.” IEEE TSM, vol. 15, No. 4. Nov. 2002.
Suzuki et al. “New Microcharacters for Wafer Identification.” IEEE TSM, vol. 14, No. 3. Aug. 2001.
Walker. “RVSI unit is first to announce new product for semiconductor theft prevention.” Business Wire. (Abstract). Mar. 7, 1996.
Weber et al. “Quantifying the Value of Ownership of Yield Analysis Technologies.” IEEE TSM, vol. 15, No. 4. Nov. 2002.
“Chip identification writing system.” IBM Technical Disclosure Bulletin, vol. 27, No. 10A. (Abstract) Mar. 1985.
“Exclusive: slimmer, faster wafer reader.” Control Engineering, vol. 52, Issue 7. (Abstract) July 2005.
Test & Mesurment World. vol. 25, Issue 7. (Abstract) Aug. 2005.
Applied Materials Inc.
Blakely & Sokoloff, Taylor & Zafman
Ortiz-Rodriguez Carlos
Picard Leo
LandOfFree
Die-level traceability mechanism for semiconductor assembly... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Die-level traceability mechanism for semiconductor assembly..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Die-level traceability mechanism for semiconductor assembly... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3917526