Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-12-31
2010-12-28
Baderman, Scott T (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S030000, C714S045000
Reexamination Certificate
active
07861116
ABSTRACT:
A method, apparatus and system for accepting a plurality of user-selected properties pre-designated for detecting errors in portions of a circuit, accepting a plurality of user-selected erroneous outputs, each of which may correspond to one of the plurality of user-selected set of properties, executing a simulation of the circuit for each of the plurality of user-selected properties, detecting in the output of the simulation, one of the plurality of user-selected erroneous outputs of the circuit for the corresponding one of the plurality of user-selected properties, and performing error correction on the circuit for the corresponding one of the plurality of user-selected properties. A method, apparatus and system for automatically selecting a subset of a set of inputs which when input into a circuit simulation generate erroneous output data to a primary output of the circuit and performing error correction on the circuit therewith. Other embodiments are described and claimed.
REFERENCES:
patent: 4697241 (1987-09-01), Lavi
patent: 4932028 (1990-06-01), Katircioglu et al.
patent: 5633813 (1997-05-01), Srinivasan
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5909375 (1999-06-01), McClintock et al.
patent: 6117180 (2000-09-01), Dave et al.
patent: 6577150 (2003-06-01), Nishimura
patent: 6868350 (2005-03-01), Zimmermann et al.
patent: 7027981 (2006-04-01), Bizjak
patent: 7376904 (2008-05-01), Cifra et al.
patent: 7389460 (2008-06-01), Demara
patent: 2005/0107065 (2005-05-01), Bernhart
patent: 2005/0278154 (2005-12-01), Abebe et al.
H. Hollander, Mar. 1995, Synthesis of SEU-tolerent ASICs using concurrent error correction, IEEE.
Debaleena Das, Nur A. Touba “Synthesis of Circuits with Low-Cost Concurrent Error Detection Based on Bose-Lin Codes” Springer Netherlands, vol. 15, Nos. 1-2 / Aug. 1999.
Smruti R. Sarangi, Abhishek Tiwari, Josep Torrellas “Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware” IEEE Computer Society Washington, DC, USA, 2006.
Makris, Y. Bayraktaroglu, I. Orailoglu, A. “Invariance-based on-line test for RTL controller-datapath circuits” VLSI Test Symposium, 2000. Proceedings. 18th IEEE .
Kevin Reick, Pia N. Sanda, Scott Swaney, Jeffrey W. Kellington, Michael Floyd, Daniel Henderson “Fault—Tolerant Design of the IBM POWER6™ Microprocessor” IBM System Group, Austin, TX, 2007.
Bella Bose, Der Jei Lin “Systematic Unidirectional Error-Detecting Codes” IEEE Transactions on Computers, vol. 34 , Issue 11 (Nov. 1985).
De, K. Natarajan, C. Nair, D. Banerjee, P. “RSYN: a system for automated synthesis of reliable multilevelcircuits” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, Jun. 1994.
Galivanche Rajesh
Jas Abhijit
Patil Srinivas
Vemu Ramtilak
Baderman Scott T
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Patel Kamini
LandOfFree
Device, system, and method for optimized concurrent error... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device, system, and method for optimized concurrent error..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device, system, and method for optimized concurrent error... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4236774