Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2005-11-01
2005-11-01
Thai, Tuan V. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S100000, C711S149000, C711S154000
Reexamination Certificate
active
06961807
ABSTRACT:
An integrated circuit device, and associated system and method, including a microprocessor, a multipurpose memory coupled with the microprocessor, a cache controller, and a first and second memory port. In one example, the first memory port is provided for coupling a first external memory device with the cache controller, and the second memory port is provided for coupling a second external memory device with the multipurpose memory. In one example, the first memory port may be adapted to be coupled with a Flash ROM, and the second memory port may be adapted to be coupled with an EEPROM. In this manner, the integrated circuit device may be utilized in different systems that have differing memory requirements.
REFERENCES:
patent: 3918031 (1975-11-01), Watson
patent: 4149268 (1979-04-01), Waters
patent: 4361869 (1982-11-01), Johnson et al.
patent: 4794524 (1988-12-01), Carberry et al.
patent: 4995004 (1991-02-01), Lee
patent: 5025366 (1991-06-01), Baror
patent: 5046180 (1991-09-01), Ueda et al.
patent: 5175835 (1992-12-01), Beighe et al.
patent: 5410718 (1995-04-01), Masumura et al.
patent: 5432729 (1995-07-01), Carson et al.
patent: 5473758 (1995-12-01), Allen et al.
patent: 5623686 (1997-04-01), Hall et al.
patent: 5627992 (1997-05-01), Baror
patent: 5687131 (1997-11-01), Spaderna
patent: 5822243 (1998-10-01), Shone
patent: 5832294 (1998-11-01), Reinschmidt
patent: 5860021 (1999-01-01), Klingman
patent: 5903908 (1999-05-01), Singh et al.
patent: 5913225 (1999-06-01), Ohba et al.
patent: 5938783 (1999-08-01), Whetsel
patent: 5948106 (1999-09-01), Hetherington et al.
patent: 5959887 (1999-09-01), Takahina et al.
patent: 5966726 (1999-10-01), Sokolov
patent: 5974508 (1999-10-01), Maheshwari
patent: 5983023 (1999-11-01), Moriwaki et al.
patent: 5987536 (1999-11-01), Johnson et al.
patent: 6044412 (2000-03-01), Evoy
patent: 6067633 (2000-05-01), Robbins et al.
patent: 6069897 (2000-05-01), Perlman et al.
patent: 6081473 (2000-06-01), Agrawal et al.
patent: 6108765 (2000-08-01), Caudel et al.
patent: 6122216 (2000-09-01), Dykes
patent: 6148347 (2000-11-01), Finch et al.
patent: 6178517 (2001-01-01), Bertin et al.
patent: 6202125 (2001-03-01), Patterson et al.
patent: 6247084 (2001-06-01), Apostol et al.
patent: 6263400 (2001-07-01), Rangasayee et al.
patent: 6282643 (2001-08-01), Cromer et al.
patent: 6711666 (2004-03-01), Feldman
patent: 2003/0056061 (2003-03-01), Sherman
patent: 401296499 (1989-11-01), None
IBM Technical Disclosure Bulletin; vol. 28; Issue No. 1; pp. 20-23; Jun. 1, 1985; Cross Reference: 0018-8689-28-1-20.
Conference Paper, “PM/sup 4/, Purdue multimode multimicroprocessor system-a reconfigurable multiprocessor system for pattern recognition and image processing”; Jun. 4-7, 1979; authors F. A. Brigs, King-Sun Fu; Kai Hwang, J. H. Patel; AFIPS Conference Proceedings, vol. 48, 1979 National Computer Conference.
Conference Paper, “MC68030: the second generation 32-bit microprocessor”; Jun. 15-18, 1987; author M. Ruhlandl; AFIPS Conference Proceedings, vol. 56, 1987 National Computer Conference.
Journal Paper, “Cache memory for systems with 32 bit micros”; Dec. 1987; author V. Siva Kumar; source Ellettronica Oggi, No. 52, pp. 91-2, 94, 97-8; INSPEC Abstract No. C88029425.
Conference Paper, The emergence of microprocessor memory packaging standardization; May 13-15, 1980; author J. Lundy; Electro/80 Conference Record, p. 894.
Journal Paper, “Circuit engineering of single-mode and multimode pulse distributors based on static-dynamic triggers”; Jun. 1991; Telecommunications and Radio Engineering, Part 2 (Radio Engineering), vol. 46, No. 6, pp. 122-125; authors V. Sh. Arutyunyan; A. A. Kostandyan; A. Z. Muradyan.
Conference Paper, “An SRAM-programmable field-configurable memory”; May 1-4, 1995; Proceedings of the IEEE 1995 Custom Integrated Circuits Conference; authors T. Ngai; J. Rose, S.J.E. Wilton.
Journal Article; “Neuroprocessor NeuroMatrix NM6403 architecture overview”; 1999; Proceedings of SPIE-The International Society for Optical Engineering v 3728 1999, pp. 253-264; authors P. A. Chevtchenko; D. V. Fomine; V. M. Tchernikov; P. E. Vixne.
“Multichip Module with Two Memory Configurations”, 3 pages; Feb. 1994; IBM Technical Disclosure Bulletin, pp. 129-130.
Cypress Semiconductor Corporation
Thai Tuan V.
LandOfFree
Device, system and method for an integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device, system and method for an integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device, system and method for an integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3483627