Device, program, and method for decoding LDPC codes

Details Device, program, and method for decoding LDPC codes Device, program, and method for decoding LDPC codes

2008-05-13

2008-05-13

Louis-Jacques, Jacques (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

Reexamination Certificate

active

07373581

ABSTRACT:
A parallel decoder, which is simpler and more flexible than conventional devices, is provided in decoding device for a LDPC code. The present invention includes a plurality of memory units for storing a received value and a message generated during a Message-Passing decoding, a plurality of variable node function units, a plurality of check node function units, a plurality of address generation units for generating an address of each of memory units, and a plurality of shuffle network units for determining a connection between variable node function units and check node function units. An address generation unit generates an address on the basis of a plurality of permutations. Each shuffle network unit is connected to some of the variable node function units. This connection is determined on the basis of a plurality of permutations. A change of the permutations in the address generation units and a change of the permutations in the shuffle network units are performed in the same cycle in a decoding process.

REFERENCES:
patent: 7120856 (2006-10-01), Zhang et al.
patent: 2005/0257124 (2005-11-01), Richardson et al.
patent: 2005/0268206 (2005-12-01), Tran et al.
patent: 2005/0278606 (2005-12-01), Richardson et al.
patent: 2006/0085720 (2006-04-01), Tran et al.
Wikipedia Kronecker product definition and properties. web site is http://en.wikipedia.org/wiki/Kronecker—product.
D. Mackay, “Good Error-Correcting Codes Based on Very Sparse Matrices”, IEEE Transactions on Information Theory, vol. 45, No. 2, (Mar. 1999), pp. 399-431 with Abstract.
E. Boutillon et al., “Decoder-First Code Design”, 2thInternational Symposium on Turbo Codes and Related Topics, (2000), pp. 459-462 with Abstract.
Tong Zhang; Parhi, K.K. Joint code and decoder design for implementation-oriented (3,k)-regular LDPC codes, Signals, Systems and Computers, 2001, Conference Record of the Thirty-Fifth Asilomar Conference, USA, IEEE, Nov. 4, 2001, vol. 2, 1232-1236.

Affiliated with

Also associated with

Rating

Device, program, and method for decoding LDPC codes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device, program, and method for decoding LDPC codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device, program, and method for decoding LDPC codes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2812117