Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-05-26
2001-06-19
Abraham, Fetsum (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S350000, C257S371000, C257S379000, C257S380000, C348S169000, C348S199000, C348S201000
Reexamination Certificate
active
06249029
ABSTRACT:
BACKGROUND OF THE INVENTION
Technical Field
The present invention relates generally to a device design for an FET (Field Effect Transistor) in SOI CMOS (Silicon On Insulator Complementary Metal Oxide Semiconductor) which is designed for enhanced avalanche multiplication of current through the device when the FET is on, and to remove the body charge when the FET is off.
SUMMARY OF THE INVENTION
Accordingly, it is a primary object of the present invention to provide a device design for SOI CMOS which enhances the avalanche multiplication of current through the device when the FET is on, and removes the body charge when the FET is off.
The threshold voltage of SOI devices can be altered by changing the body-source potential. The present invention concerns an SOI device design which has a low threshold voltage (Vt) while the device is switching and on, and a high threshold voltage (Vt) when the device is off. The subject invention achieves this mode of operation by charging the body by avalanche multiplication current, and discharging the body through a high impedance.
The drain of the SOI device is designed and engineered to enhance avalanche multiplication of current through the device. A high value resistor is placed between the body contact and the source, and the value of the resistor is selected, preferably above 1 M-ohm, to enable the device to act as a floating body SOI for AC (active switching) purposes and as a grounded body SOI for DC (standby mode in which the grounding reduces leakage) purposes.
In accordance with the teachings herein, the present invention provides a field effect transistor fabricated in a substrate with a source, drain and gate, wherein the field effect transistor has an electrically floating body and is substantially electrically isolated from the substrate. The present invention provides a high resistance path coupling the floating body of the field effect transistor to the source of the field effect transistor, such that the resistor enables the device to act as a floating body for active switching purposes and as a grounded body in a standby mode to reduce leakage current.
In greater detail, the high resistance path has a resistance of at least 1 M-ohm, and the transistor is fabricated in SOI CMOS. The resistor comprises a polysilicon resistor which is fabricated by using a split polysilicon process in which a buried contact mask opens a hole in a first polysilicon layer to allow a second polysilicon layer to contact the body of the FET.
The resistor polysilicon is advantageously patterned at the same time as the gate polysilicon with the same application of a PC mask. The PC mask preferably comprises a nitride hardmask which prevents silicidation of the polysilicon gate layer and prevents penetration of the source and drain ion implants, such that the polysilicon remains unsilicided and lightly doped to provide a high resistance path for the body charge to the source. The usual source/drain doping block masks are used to dope the ends of the OP resistor n+ or p+ to make good contacts to the n and p regions of the silicon, respectively.
Moreover, the drain is designed to provide for enhanced avalanche multiplication of current through the device. The drain region is implanted with a relatively high dose halo implant, which results in an extremely abrupt junction to enhance the avalanche multiplication current through the device. Most of the drain is masked prior to implanting the high dose halo implant. Alternatively, the implant is performed over the entire width of the drain.
REFERENCES:
patent: 5286992 (1994-02-01), Ahrens et al.
Bryant Andres
Clark William F.
Ellis-Monaghan John J.
Maciejewski Edward P.
Nowak Edward J.
Abraham Fetsum
International Business Machines - Corporation
Scully Scott Murphy & Presser
Shkurko, Esq. Eugene I.
LandOfFree
Device method for enhanced avalanche SOI CMOS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device method for enhanced avalanche SOI CMOS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device method for enhanced avalanche SOI CMOS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2512267