Static information storage and retrieval – Systems using particular element – Magnetoresistive
Reexamination Certificate
2001-10-01
2002-12-03
Nguyen, Viet Q. (Department: 2818)
Static information storage and retrieval
Systems using particular element
Magnetoresistive
C365S189070, C365S189090, C365S191000, C365S210130, C365S148000
Reexamination Certificate
active
06490192
ABSTRACT:
BACKGROUND OF THE INVENTION
FIELD OF THE INVENTION
The invention relates to a device for evaluating a magnetically variable electrical resistance of a magnetoresistive memory cell with the aid of a reference cell. Such a memory cell typically has a soft-magnetic layer and a hard-magnetic layer, which are electrically conductive and isolated from one another by a tunnel oxide, the tunneling probability and thus the electrical resistance depends on the directions of polarization of the two layers.
Such a device is disclosed in U.S. Pat. No. 5,173,873, in particular FIG. 4, for each column only a single reference cell is used for evaluating a memory cell and an evaluation takes place rapidly and with a low power loss as a result.
On account of the fabrication tolerances, the cell resistances are not constant over the entire memory cell array and, in particular in the case of large memory cell arrays, incorrect evaluations easily occur because the relative change in resistance of a memory cell on account of a change in the stored information is only slight.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide a device for evaluating cell resistances in a magneto resistive memory that overcomes the above-mentioned disadvantages of the prior art device of this general type, in which maximum evaluation reliability is achieved with minimum additional outlay, in particular in the case of large MRAMs.
With the foregoing and other objects in view there is provided, in accordance with the invention, a magnetoresistive memory. The memory contains a common word line voltage source outputting a common word line voltage, bit lines, word lines crossing the bit lines, and a memory cell array having a multiplicity of memory cells with cell resistors connected to the bit lines and the word lines. The memory cell array further has a multiplicity of reference cells with reference cell resistors connected to the bit lines and the word lines. The memory cell array is configured such that for testing a respective cell resistor in each case two of the reference cell resistors nearest the respective cell resistor and the reference cell are simultaneously connected to the common word line voltage. A respective bit line connected to the respective cell resistor is connected to the common word line voltage through the respective cell resistor and correspondingly at a same time two of the bit lines each respectively connected to one of the two reference cell resistors are connected to the word line voltage through the two reference cell resistors. A first feedback amplifier together with the two reference cell resistors form a summing amplifier having an output. A second feedback amplifier together with the respective cell resistor form an amplifier having an output and an equivalent gain as the summing amplifier. A comparator is provided and has a first input connected to the output of the summing amplifier and a second input connected to the output of the amplifier. The comparator has an output supplying an evaluation signal dependent on the respective cell resistor.
The invention is based on the fact that rows with the reference cells are provided in the cell array, for example at regular intervals, and the respective cell resistor is compared with an average value formed from in each case from the two nearest reference cell resistors. One reference cell resistor in each case is used for two groups of cell resistors for the comparison.
In accordance with an added feature of the invention, a first current sink is provided, and a reference ground terminal for a reference ground potential is connected to the first current sink. The first feedback amplifier has a first feedback resistor switchably connected to the two reference cell resistors at a first connecting node. The first connecting node is connected to the reference ground terminal through the first current sink. The second feedback amplifier has a second feedback resistor with twice a value as the first feedback resistor, the second feedback resistor is switchably connected to the respective reference cell at a second connecting node. A second current sink is connected to the reference ground terminal. The second connecting node is connected to the reference ground terminal through the second current sink. The first current sink has twice a current of the second current sink and a current of the second current sink corresponds to a magnitude of the common word line voltage divided by a magnitude of the respective cell resistor.
Other features which are considered as characteristic for the invention are set forth in the appended claims.
Although the invention is illustrated and described herein as embodied in a device for evaluating the cell resistances in a magnetoresistive memory, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.
The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.
REFERENCES:
patent: 5173873 (1992-12-01), Wu et al.
patent: 5493533 (1996-02-01), Lambrache
patent: 5793697 (1998-08-01), Scheuerlein
patent: 6341084 (2002-01-01), Numata et al.
patent: 6351408 (2002-02-01), Schwarzl et al.
patent: 2001/0026469 (2001-10-01), Schlosser et al.
patent: 2001/0048608 (2001-12-01), Numata et al.
patent: 2002/0006061 (2002-01-01), Poechmueller
patent: 2002/0055016 (2002-05-01), Hiramoto et al.
patent: 0383078 (1990-08-01), None
“A 36ns 1Mbit CMOS EPROM with new data sensing technique”, Hiroto Nakai et al., 1990 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 95 and 96.
Thewes Roland
Weber Werner
Mayback Gregory L.
Nguyen Viet Q.
LandOfFree
Device for evaluating cell resistances in a magnetoresistive... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device for evaluating cell resistances in a magnetoresistive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for evaluating cell resistances in a magnetoresistive... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2963596