Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
2001-02-09
2003-12-30
Smith, Matthew (Department: 2825)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
C257S734000, C257S737000, C257S738000, C257S786000, C257S773000, C257S708000, C258S005000, C258S005000, C258S005000, C438S026000, C438S106000, C438S108000, C438S118000
Reexamination Certificate
active
06670704
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to electronic packaging and assembly devices, including inter alia ball grid array packaging (BGA), chip size/scale packaging (CSP) and multi-chip-module/packaging (MCP/MCM), passive electrical devices, and a process of manufacturing therefor. In addition, the invention relates to a fixture for masking purposes.
BACKGROUND OF THE INVENTION
Microelectronic devices are typically manufactured from a brittle semiconductor material which requires protection from moisture and mechanical damage as provided for: by an electronic package which also contains electrically conductive traces to connect between a semiconductor device and external circuitry.
Depending on the intended complexity of an electronic package, a multi-layer interconnect structure can be interposed between one or more integrated circuit chips (ICCs) and a substrate (PCB). One such multi-layer interconnection structure is illustrated and described in U.S. Pat. No. 5,661,341 to Neftin and includes aluminum layers, each layer typically having a thickness of several micrometers and being deposited on a previously prepared topside of an underlying layer.
Another package design which minimizes space requirements and provides a high density of interconnections between circuit chips and external circuitry is a Ball Grid Array (BGA) packages Different types of BGA packages have been described in that art and include a metal based BGA package as illustrated and described in WO 94/22168 to Mahulikar and a plastic based BGA package as illustrated and described in U.S. Pat. No. 5,355,283 to Marrs R. C. et al. U.S. Pat. No. 5,045,921 to Lin P. T. et al. In the former type, a metallic base contains a plurality of electrical conductive vias which are electrically isolated from the base have opposite ends respectively electrically connected to external circuitry and an integrated circuit device. The process for manufacturing such a BGA package includes drilling holes in the metal base, anodizing the metal base and inserting metal pins into the insulated holes. Such a metal based BGA package has good thermal performance. In the latter type, an organic material is used to form dielectric layers of a multi-layered substrate having vias formed by mechanical or laser drilling and into which are inserted electrically conductive material. This BGA type package has low thermal performance and facilitates a relatively high interconnection density capability.
BGA packages have now been developed with improved heat dissipation from the heat producing dies. Particular implementations are illustrated and described inter alia in U.S. Pat. Nos. 5,583,778 and 5,629,835.
Conventional masking for area selective anodization purposes is a relatively complicated and expensive process including the application and subsequent removal of an inert masking layer using photolithography and deposition techniques. A masking layer can be in the form of photoresist material, a dense oxide layer, a tantalum metal thin film, and the like. In U.S. Pat. No. 5,661,341, there is described the use of a photoresist mask. In WO 95/08841, there is described the use a dense oxide mask. In JP 1,180,998, there is described the use of rubber mask. In JP 54,0332,279, there is described the use of a metal mask. In JP 59,094,438, there is described the use of a photoresist mask in an anodization process.
SUMMARY OF THE INVENTION
In accordance with a first aspect of the present invention, there is provided a device comprising a discrete solid body having a pair of opposing generally parallel major surfaces, said solid body having a body portion of a porous valve metal oxide based material with a pair of exterior surfaces respectively constituting portions of said major surfaces and extending inward from one said major surface towards the other said major surface, said body portion having one or more electrically insulated valve metal conductive traces of from about 10 &mgr;m to about 400 &mgr;m thickness in a direction from one said major surface to the other major surface embedded therein, one or more of said traces having a trace portion divergingly extending inward from an exterior surface constituting a portion of one of said major surfaces.
Porous anodization penetrates an original valve metal blank at a slightly higher rate in the direction of a voltage difference across its opposing major surfaces than in a transverse direction thereto such that a circular masking element on one of a valve metal blank's major surfaces effectively protects an inwardly directed diverging cone shaped valve metal via during a so-called one-sided porous anodization of the blank. In a similar manner, a pair of circular masking elements applied to both of a blank's major surfaces in registration to one another such that their centers are concentric effectively protect a barrel shaped valve metal via during a so-called two-sided porous anodization. One-sided porous anodization can typically anodize a valve metal blank to a maximum porous oxide thickness of about 200 &mgr;m relative to one of its opposing major surfaces whilst two-sided porous anodization can typically anodize a valve metal blank to a maximum porous oxide thickness of about 400 &mgr;m thereby delimiting the thickness of an electrically insulated valve metal conductive trace from about 10 &mgr;m to about 400 &mgr;m thickness.
A device of the present invention can be fabricated from suitable valve metal blanks of aluminum, titanium, tantalum, and other valve metals and preferably include inter alia Al 5052, Al 5083, Al 5086, Al 1100, Al 1145, and the like. A device of the present invention can be readily manufactured to customer requirements in terms of a desired product specification including inter alia electrical properties; thermo-mechanical properties such as thermal coefficient of expansion (TCE), Young modulus, elasticity; thermal properties such as thermal conductivity coefficient; and other factors. A device of the present invention has good thermal performance, facilitates high interconnection density capability and can. be manufactured by a low cost, simple, environmental friendly process.
Each device can be considered as being constituted by different combinations of evo or more types of basic building blocks extending between a device's opposing major surfaces. The building blocks include a full original valve metal building block, a full porous oxide building block, a composite porous oxide on original valve metal building block, a composite original valve metal on porous oxide building block and a sandwich porous oxide on original valve metal on porous oxide building block. A wide range of devices of the present invention are envisaged including inter alia a Ball Grid Array (BGA) support structure, a Multi-Chip Module (MCM) support structure, a Chip Scale Package (CSP) support structure for connecting IC devices or devices and electronic boards typically printed circuit boards (PCBs), an interconnect device for interconnection purposes, a coil for coil and transformer applications, and others.
In accordance with a second aspect of the present invention, there is provided a process for manufacturing a device having a desired product specification, the process comprising the steps of:
(a) providing a discrete valve metal blank having a pair of opposing generally parallel major surfaces;
(b) selectively masking at least one of the major surfaces of the blank in accordance with the desired product specification; and
(c) porously anodizing the selectively masked blank for converting a body portion thereof into porous valve metal oxide and having a pair of exterior surfaces respectively constituting portions of the major surfaces and extending inward from one major surface to the other major surface, the body portion having one or more electrically insulated valve metal conductive traces of from about 10 &mgr;m to about 400 &mgr;m thickness in a direction from one major surface to the other major surface embedded therein, one or more of the traces having a trace po
Mirsky Uri
Neftin Shimon
Browdy and Neimark , P.L.L.C.
Micro Components Ltd.
Smith Matthew
Yevsikov V.
LandOfFree
Device for electronic packaging, pin jig fixture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device for electronic packaging, pin jig fixture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for electronic packaging, pin jig fixture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3134302