Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-10-24
2006-10-24
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07127693
ABSTRACT:
A datapath extraction unit extracts, from among datapaths on which a timing verification is to be performed, those datapaths from a netlist, timing constraints, and a cell library, that are established between at least two child blocks of a parent block. A datapath output unit prepares and presents to a user a datapath list in which timing exceptions can be specified. A timing constraint modification unit modifies the previous timing constraints according to the timing exceptions specified by the user and creates new timing constraints.
REFERENCES:
patent: 6487705 (2002-11-01), Roethig et al.
patent: 2004/0205683 (2004-10-01), Kovacs-Birkas et al.
Buchanan & Ingersoll & Rooney PC
Lin Sun James
Renesas Technology Corp.
LandOfFree
Device for creating timing constraints does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device for creating timing constraints, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for creating timing constraints will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3660469