Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1998-09-23
1999-09-28
Meier, Stephen D.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257380, H01L 2976, H01L 2994, H01L 31062, H01L 31113
Patent
active
059593350
ABSTRACT:
A device design for an FET in SOI CMOS which is designed for enhanced avalanche multiplication of current through the device when the FET is on, and to remove the body charge when the FET is off. The FET has an electrically floating body and is substantially electrically isolated from the substrate. The present invention provides a high resistance path coupling the floating body of the FET to the source of the FET, such that the resistor enables the device to act as a floating body for active switching purposes and as a grounded body in a standby mode to reduce leakage current. The high resistance path has a resistance of at least 1 M-ohm, and comprises a polysilicon resistor which is fabricated by using a split polysilicon process in which a buried contact mask opens a hole in a first polysilicon layer to allow a second polysilicon layer to contact the substrate.
REFERENCES:
patent: 4875151 (1989-10-01), Ellsworth et al.
patent: 5079605 (1992-01-01), Blake
patent: 5144390 (1992-09-01), Matloubian
patent: 5185280 (1993-02-01), Houston et al.
patent: 5317181 (1994-05-01), Tyson
patent: 5378919 (1995-01-01), Ochiai
patent: 5400277 (1995-03-01), Nowak
patent: 5413313 (1995-05-01), Mutterlein et al.
patent: 5424225 (1995-06-01), Yamaguchi et al.
patent: 5489792 (1996-02-01), Hu et al.
patent: 5491357 (1996-02-01), Zambrano
patent: 5591650 (1997-01-01), Hsu et al.
patent: 5594371 (1997-01-01), Douseki
patent: 5610083 (1997-03-01), Chan et al.
Bryant Andres
Clark William F.
Ellis-Monaghan John J.
Maciejewski Edward P.
Nowak Edward J.
International Business Machines - Corporation
Meier Stephen D.
Shkurko, Esq. Eugene I.
LandOfFree
Device design for enhanced avalanche SOI CMOS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device design for enhanced avalanche SOI CMOS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device design for enhanced avalanche SOI CMOS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-706504