Device control and configuration

Details Device control and configuration Device control and configuration

2006-04-18

2006-04-18

Perveen, Rehana (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S010000, C710S266000, C711S114000

Reexamination Certificate

active

07032055

ABSTRACT:
In one embodiment, a method is provided. The method of this embodiment may include controlling, at least in part, by a first device, whether a first signal line of a second device is coupled to a bus, and whether a second signal line of a third device is coupled to the bus. The method of this embodiment may also include, after the first and second signal lines are coupled to the bus, supplying from the first device to the second and third devices, via the first and second signal lines, one or more signals that, after being received by the second and third devices, may permit, at least in part, at least one of control and configuration by the first device of the second and third devices. Of course, many modifications, variations, and alternatives are possible without departing from this embodiment.

REFERENCES:
patent: 5838935 (1998-11-01), Davis et al.
patent: 6065081 (2000-05-01), Stancil et al.
patent: 6094699 (2000-07-01), Surugucchi et al.
patent: 6260094 (2001-07-01), Davis et al.
patent: 0 772 134 (1997-05-01), None
R. Russell, BIOS Basics Online!, Jun. 5, 2001, one page.
A. Tischenko, “Zero-Channel RAID. The Economic Approach”, Computer Review Online!, four pages.
Intel Corporation, “DK440LX Motherboard—Technical Product Specification”, Oct. 1997, 106 pages.
Intel Corporation, “MROMB Design Considerations Using the Intel 80303 I/O Processor—Application Note” Sep. 2001, 15 pages.
Copy of PCT Search Report dated Apr. 19, 2004.
Adaptec—Adaptec SCSI RAID 2000S Support.
Adaptec—Adaptec SCSI RAID 2005S Support.
Adaptec—Motherboard Partners and Compatibilty.
Adaptec—Adaptec SCSI RAID 2005S Technical SPecs.
Adpatec—Adaptec Article: Zero Channel RAID Frequently Asked Questions.
Intel Corp., Product Brief, Intel Server Board SCB2.
Serial ATA: High Speed Serialized AT Attachment Revision 1.0, Aug. 29, 2001.
Super0, Super P3TDDR, User's Manual, Revision 1.0a.
PCI Local Bus, PCI BIOS Specification, Revision 2.1 Aug. 26, 1994.
PCI Local Bus, PCT-to-PCI Bridge Architecture Specification, Revision 1.1, Dec. 16, 1998.
PCI Local Bus, PCI Local Bus Specification, Revision 2.2, Dec. 18, 1998.
PCI Local Bus, Mini PCI Specification, Revision 1.0, Oct. 25, 1999.
PCI Local Bus, PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a, Jul. 24, 2000.
PCI Local Bus, PCI Local Bus Specification, Revision 2.3, Mar. 29, 2002.
PCI Local Bus, Appendix D, Class Codes.
PCI Local Bus, Appendix H, Capability IDs, 0003.13.

Affiliated with

Also associated with

Rating

Device control and configuration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device control and configuration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device control and configuration will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3597557