Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
1999-05-13
2002-10-08
Tran, Minh Loan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
C257S645000, C257S649000, C257S651000, C257S751000, C257S639000, C257S640000
Reexamination Certificate
active
06462394
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to integrated circuit structures, and in particular, it relates to dielectric materials used within dynamic random access memory cells formed on semiconductor integrated circuits.
2. Background Art
In a conventional transistor a gate is separated from the source and drain by a dielectric layer. When a sufficient voltage level is applied to the gate the transistor turns on and current flows between the source and the drain of the transistor. In a similar manner, when conductors of integrated circuits pass over dielectric layers located above adjacent n-wells or diffusion regions they can cause leakage current to flow between the n-wells or between the diffusion regions. This leakage current is very undesirable.
It is well known in the art of semiconductor fabrication that dielectric layers formed from organic sources can have shifts in their threshold voltage due to impurities in the dielectric material. The impurities are present in the layer because of the organic processes, such as ozone-TEOS based chemistry, which are used to form the material of the dielectric layer.
It is also known for the impurities in the dielectric layer to diffuse and collect at interfaces close to the substrate during high temperature processing steps performed after deposition of dielectric material formed with organometallic precursors. This diffusion can seriously degrade integrated circuit operation.
It is therefore an object of the present invention to provide a process for forming dielectric material for semiconductor fabrication using organic chemistry such as ozone-TEOS based chemistry and organometallic precursors which leave undesirable impurities in the dielectric material.
It is a further object of the present invention to eliminate or reduce threshold voltage shift caused by impurities that are a consequence of the organic processes for forming the dielectric layer.
It is a further object of the present invention to provide such a process for BPSG films that are thicker than at least 5 KA.
It is a further object of the present invention to prevent the problems associated with diffusion of impurities in dielectric layers to interfaces near the surface of the substrate.
These and other objects and advantages of the invention will become more fully apparent from the description and claims which follow or may be learned by the practice of the invention.
SUMMARY OF THE INVENTION
A method of fabricating an integrated circuit having reduced threshold voltage shift is provided. A nonconducting region is formed on the semiconductor substrate and active regions are formed on the semiconductor substrate. The active regions are separated by the nonconducting region. A barrier layer and a dielectric layer are deposited over the nonconducting region and over the active regions. Heat is applied to the integrated circuit causing the barrier layer to anneal. The dielectric layer can be a BPSG film. Preferably BPSG films are deposited using organometallic precursors. More specifically, ozone (4 to 20% vol conc.), TEOS, TEPO (as an example of a P source) and TEB (as an example of a B source) are reacted at a temperature of at least 300° C. such that BPSG films of at least one thousand angstroms are formed at a deposition rate in the range of 500 angstroms/min to 6000 angstroms/min using gas or liquid injection for carrying the species into the reaction chamber. The preferred deposition temperature range is 300° C.-600° C. The deposition may be done at atmospheric or subatmospheric pressure, in a plasma or a non-plasma based reactor and deposition conditions and the dopant concentration can be varied to obtain the desired film properties and composition. Hot wall reactors can also be used for BPSG film deposition.
REFERENCES:
patent: 3925572 (1975-12-01), Naber
patent: 4708767 (1987-11-01), Bril
patent: 4824802 (1989-04-01), Brown et al.
patent: 4849797 (1989-07-01), Ukai et al.
patent: 4863755 (1989-09-01), Hess et al.
patent: 4879257 (1989-11-01), Patrick
patent: 4917759 (1990-04-01), Fisher et al.
patent: 4976856 (1990-12-01), Van Der Scheer et al.
patent: 4992840 (1991-02-01), Haddad et al.
patent: 5077238 (1991-12-01), Fujii et al.
patent: 5084407 (1992-01-01), Boland et al.
patent: 5113790 (1992-05-01), Geisler et al.
patent: 5132239 (1992-07-01), Ghezzi et al.
patent: 5164330 (1992-11-01), Davis et al.
patent: 5166088 (1992-11-01), Ueda et al.
patent: 5196907 (1993-03-01), Birkle et al.
patent: 5223736 (1993-06-01), Rodder
patent: 5236862 (1993-08-01), Pfiester et al.
patent: 5260232 (1993-11-01), Muroyama et al.
patent: 5372974 (1994-12-01), Doan et al.
patent: 5384288 (1995-01-01), Ying
patent: 5399532 (1995-03-01), Lee et al.
patent: 5468689 (1995-11-01), Cunningham et al.
patent: 5474955 (1995-12-01), Thakur
patent: 5504347 (1996-04-01), Jovanovic et al.
patent: 5531183 (1996-07-01), Sivaramakrishnam et al.
patent: 5532193 (1996-07-01), Maeda et al.
patent: 5552343 (1996-09-01), Hsu
patent: 5576565 (1996-11-01), Yamaguchi et al.
patent: 5585308 (1996-12-01), Sardella
patent: 5650359 (1997-07-01), Ahlburn
patent: 5753547 (1998-05-01), Ying
patent: 5874745 (1999-02-01), Kuo
patent: 6033979 (2000-03-01), Endo
patent: 6051509 (2000-04-01), Tsuchiaki
patent: 0 327 412 (1989-08-01), None
patent: 0 366 343 (1990-05-01), None
patent: 0 509 631 (1992-10-01), None
patent: 0 366343 (1996-03-01), None
patent: 01-047055 (1989-02-01), None
patent: 03-280543 (1991-12-01), None
patent: 04-067632 (1992-03-01), None
patent: 04-326732 (1992-11-01), None
S. Wolf, “Silicon Processing for the VLSI Era”, vol. II, pp. 45, 51, 194-199, 370, 382, 387-388, Jun., 1990.
Butler, John, Greg Allen, Anthony Hall, and Romuald Nowak, “Electrical Characterization of Doped and Undoped PECVD TEOS Oxides”, presented at VMIC, Jun. 1990.
Iyer Ravi
Rhodes Howard
Thakur Randhir P. S.
Brantley Charles
Tran Minh Loan
LandOfFree
Device configured to avoid threshold voltage shift in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device configured to avoid threshold voltage shift in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device configured to avoid threshold voltage shift in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2985100