Device and method with generic logic blocks

Details Device and method with generic logic blocks Device and method with generic logic blocks

2002-04-26

2004-07-20

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S047000

Reexamination Certificate

active

06765408

ABSTRACT:

INCORPORATION BY REFERENCE
The following co-assigned U.S. Patent Applications and Patents are hereby incorporated by reference in their entireties: (1) U.S. patent application Ser. No. 09/704487, entitled “Wide Input Programmable Logic System And Method”, filed on Nov. 2, 2000; and (2) U.S. Pat. No. 6,067,252, entitled “Electrically Erasable Non-Volatile Memory Cell With Virtually No Power Dissipation” (Attorney Docket Number M-7435), filed on May 26, 1999.
TECHNICAL FIELD
The present invention relates generally to programmable devices. Specifically, the present invention relates to a programmable device and method with generic logic blocks.
BACKGROUND
Field-programmable gate arrays (FPGAs) and programmable logic devices (PLDs) have been used in data communication and telecommunication systems.
Conventional PLDs and FPGAs have a pre-determined number of non-configurable blocks, where each block performs a pre-determined function. Some currently-available CPLD products comprise arrays of logic cells. On high-density CPLD products, memory modules may be included. The memory module is usually limited to SRAM.
Conventional PLD devices and methods have several drawbacks, such as footprint requirements on a circuit board, limited speed and limited data processing capabilities.
SUMMARY
One aspect of the invention relates to a programmable device. The device comprises a plurality of generic logic blocks. Each generic logic block comprises an array of product term circuits. Each product term circuit comprises a plurality of CMOS circuits. Each array of product term circuits is configurable to perform product term logic functions and a memory function.
Another aspect of the invention relates to a method of configuring a programmable device. The method comprises configuring a generic logic block in the programmable device to perform product term logic functions and a memory function, wherein each generic logic block has a substantially similar structure.
Another aspect of the invention relates to a logic block in a programmable device. The logic block comprises an array of product term circuits. Each product term circuit comprises a plurality of CMOS circuits. The array is configurable to perform product term logic functions and a memory function.
Another aspect of the invention relates to a macrocell in a configurable logic block in a programmable logic device. The generic logic block is configurable to perform logic functions and memory functions. The generic logic block comprises a plurality of product term circuits. Each product term circuit comprises a plurality of CMOS circuits. The macrocell comprises a register configured to store data output by a configurable set of the product term circuits.


REFERENCES:
patent: 4769562 (1988-09-01), Ghisio
patent: 5977791 (1999-11-01), Veenstra
patent: 6020759 (2000-02-01), Heile
patent: 6029236 (2000-02-01), Steele et al.
patent: 6064599 (2000-05-01), Cliff et al.
patent: 6144573 (2000-11-01), Heile
patent: 6150838 (2000-11-01), Wittig et al.
patent: 6208163 (2001-03-01), Wittig et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6292017 (2001-09-01), Rangasayee
patent: 2001/0043082 (2001-11-01), Wittig et al.
patent: 0 866 558 (1998-09-01), None

Affiliated with

Also associated with

Rating

Device and method with generic logic blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device and method with generic logic blocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method with generic logic blocks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3231663