Device and method to reduce power consumption in integrated semi

Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327543, 327540, G05F 110

Patent

active

060972432

ABSTRACT:
According to the preferred embodiment, a device and method for reducing power consumption by reducing unneeded node toggling is provided. The preferred embodiment reduces unneeded node toggling in a circuit by utilizing either a pull-up or pull-down transistor to pull the input of the circuit to a state that minimizes power consumption during periods in which the circuit is inactive. By tying the circuit input high or low during inactivity, node toggling is reduced or eliminated in that circuit. In the preferred embodiment, the inputs to the circuit all pulled after a time of inactivity which is proportional to the leakage current of the leakiest transistor in the circuit. By timing the input pulling proportional to the leakage current, the power consumption is minimized without excessive power loss caused by the pulling itself.

REFERENCES:
patent: 4137563 (1979-01-01), Tsunoda
patent: 4893271 (1990-01-01), Davis et al.
patent: 4905199 (1990-02-01), Miyamoto
patent: 5025387 (1991-06-01), Frane
patent: 5220672 (1993-06-01), Nakao et al.
patent: 5247655 (1993-09-01), Khan et al.
patent: 5378935 (1995-01-01), Korhonen et al.
patent: 5406064 (1995-04-01), Takahashi
patent: 5420528 (1995-05-01), Shigehara
patent: 5426755 (1995-06-01), Yokouchi et al.
patent: 5438548 (1995-08-01), Houston
patent: 5560020 (1996-09-01), Nakatani et al.
patent: 5587672 (1996-12-01), Ranganathan et al.
patent: 5594371 (1997-01-01), Douseki
patent: 5602790 (1997-02-01), Mullarkey
patent: 5610533 (1997-03-01), Arimoto et al.
patent: 5630143 (1997-05-01), Maher et al.
patent: 5661751 (1997-08-01), Johnson
patent: 5672995 (1997-09-01), Hirase et al.
patent: 5793691 (1998-08-01), Mullarkey
patent: 5821769 (1998-10-01), Douseki
patent: 5838047 (1998-11-01), Yamauchi et al.
patent: 5892260 (1999-04-01), Okumura et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Device and method to reduce power consumption in integrated semi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device and method to reduce power consumption in integrated semi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method to reduce power consumption in integrated semi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-667700

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.