Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2006-11-28
2006-11-28
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S032000, C326S033000, C326S021000
Reexamination Certificate
active
07142006
ABSTRACT:
The present invention is a device and method to change the reflection time of a bidirectional signal so as to cause a false data value to be correctly seen as the proper data value when the bidirectional signal travels between a first semiconductor chip and a second semiconductor chip, through a transmission line between the two semiconductor chips. The reflection time is adjusted by coupling an electrical network to the transmission line to cause an early electrical reflection. In one embodiment, the network is coupled to establish an impedance discontinuity between the board trace and the package trace.
REFERENCES:
patent: 5457406 (1995-10-01), Takada et al.
patent: 5534812 (1996-07-01), Cao et al.
patent: 5686872 (1997-11-01), Fried et al.
patent: 6218854 (2001-04-01), Ko
patent: 6486696 (2002-11-01), Cao
patent: 2003/0201790 (2003-10-01), Rajan et al.
U.S. Appl. No. 10/154,329, no date, Lindsay et al.
Ashby Wayne C.
Lindsay Dean T.
LandOfFree
Device and method to cause a false data value to be... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device and method to cause a false data value to be..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method to cause a false data value to be... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3692677