Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2007-11-13
2009-08-18
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S040000, C326S039000, C365S228000
Reexamination Certificate
active
07576561
ABSTRACT:
A method of configuring a device having programmable logic is disclosed. The method comprises storing instructions in the device; selecting between one of the instructions stored in the device and an instruction coupled to an input/output port of the device; coupling the instruction to a non-volatile memory; and reading a configuration bitstream from the non-volatile memory based upon the selected instruction. A method of enabling a multi-boot configuration of a device having programmable logic is disclosed. The method comprises powering up the device using a first configuration bitstream from a first type of configuration device in response to a first command; receiving a reboot command; and reconfiguring the device using a second configuration bitstream from a second type of configuration device in response to a second command which is different than the first command. Circuits enabling a multi-boot configuration of a device having programmable logic are also disclosed.
REFERENCES:
patent: 4940909 (1990-07-01), Mulder et al.
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5426378 (1995-06-01), Ong
patent: 5789938 (1998-08-01), Erickson et al.
patent: 5883525 (1999-03-01), Tavana et al.
patent: 6102963 (2000-08-01), Agrawal
patent: RE37195 (2001-05-01), Kean
patent: 6337579 (2002-01-01), Mochida
patent: 6518787 (2003-02-01), Allegrucci et al.
patent: 6538468 (2003-03-01), Moore
patent: 6774672 (2004-08-01), Lien et al.
patent: 6851047 (2005-02-01), Fox et al.
patent: 7091745 (2006-08-01), Jacobson
patent: 7111224 (2006-09-01), Trimberger
patent: 7154297 (2006-12-01), Camarota et al.
patent: 7242218 (2007-07-01), Camarota et al.
patent: 7301822 (2007-11-01), Walstrum et al.
patent: 7358762 (2008-04-01), Walstrum et al.
patent: 7425843 (2008-09-01), Edwards et al.
patent: 7459931 (2008-12-01), Tang et al.
patent: 2006/0119384 (2006-06-01), Camarota et al.
Xilinx, Inc., “Spartan and Spartan-XL Families Filed Programmable Gate Arrays”, DS060 (v1.7) Jun. 27, 2002, pp. 1-82, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Xilinx, Inc., “Spartan-3 FGPA Family: Function Description”, DS099-2 (v1.3), Aug. 24, 2004, pp. 1-40, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 11/131,764, filed May 18, 2005, James A. Walstrum Jr., Parallel Interface For Configuring Programmable Devices, Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 11/131,751, filed May 18, 2005, James A. Walstrum Jr., “Multi-Boot Configuration of Programmable Devices”, Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Spartan-3 Configuration User Guide (UG332 (v1.0) Dec. 5, 2006, pp. 238-239, Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
King John J.
Tan Vibol
Xilinx , Inc.
LandOfFree
Device and method of configuring a device having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device and method of configuring a device having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method of configuring a device having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4097983