Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2008-12-18
2011-10-11
Nguyen, Hiep (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
Reexamination Certificate
active
08037235
ABSTRACT:
A semiconductor device for transferring input data to a non-volatile memory device. The semiconductor device comprises a virtual page buffer including a plurality of data elements; a mask buffer including a corresponding plurality of data elements; control logic circuitry for (i) setting each of the mask buffer data elements to a first logic state upon receipt of a trigger; (ii) causing input data to be written to selected virtual page buffer data elements; and (iii) causing those mask buffer data elements corresponding to the selected virtual page buffer data elements to be set to a different logic state; mask logic circuitry configured to generate masked output data by combining, for each of the virtual page buffer data elements, data read therefrom together with the logic state of the corresponding mask buffer data element; and an output interface configured to release the masked output data towards the non-volatile memory device.
REFERENCES:
patent: 4617566 (1986-10-01), Diamond
patent: 4796231 (1989-01-01), Pinkham
patent: 4802129 (1989-01-01), Hoekstra et al.
patent: 5132635 (1992-07-01), Kennedy
patent: 5204669 (1993-04-01), Dorfe et al.
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5319598 (1994-06-01), Aralis et al.
patent: 5404460 (1995-04-01), Thomsen et al.
patent: 5430859 (1995-07-01), Norman et al.
patent: 5437018 (1995-07-01), Kobayashi et al.
patent: 5473563 (1995-12-01), Suh et al.
patent: 5473566 (1995-12-01), Rao
patent: 5473577 (1995-12-01), Miyake et al.
patent: 5535357 (1996-07-01), Moran et al.
patent: 5636342 (1997-06-01), Jeffries
patent: 5721840 (1998-02-01), Soga
patent: 5729683 (1998-03-01), Le et al.
patent: 5740379 (1998-04-01), Hartwig
patent: 5802399 (1998-09-01), Yumoto et al.
patent: 5802555 (1998-09-01), Shigeeda
patent: 5806070 (1998-09-01), Norman et al.
patent: 5828899 (1998-10-01), Richard et al.
patent: 5859809 (1999-01-01), Kim
patent: 5953538 (1999-09-01), Duncan et al.
patent: 5959930 (1999-09-01), Sakurai
patent: 6002638 (1999-12-01), John
patent: 6091660 (2000-07-01), Sasaki et al.
patent: 6101579 (2000-08-01), Randolph et al.
patent: 6144576 (2000-11-01), Leddige et al.
patent: 6148363 (2000-11-01), Lofgren et al.
patent: 6208556 (2001-03-01), Akaogi et al.
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6295618 (2001-09-01), Keeth
patent: 6304921 (2001-10-01), Rooke
patent: 6317350 (2001-11-01), Pereira et al.
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6317812 (2001-11-01), Lofgren et al.
patent: 6438064 (2002-08-01), Ooishi
patent: 6442098 (2002-08-01), Kengeri
patent: 6453365 (2002-09-01), Habot
patent: 6456528 (2002-09-01), Chen
patent: 6535218 (2003-03-01), Schlapp
patent: 6559851 (2003-05-01), Schlapp
patent: 6594183 (2003-07-01), Lofgren et al.
patent: 6601199 (2003-07-01), Fukuda et al.
patent: 6658509 (2003-12-01), Bonella et al.
patent: 6680904 (2004-01-01), Kaplan et al.
patent: 6683817 (2004-01-01), Wei et al.
patent: 6715044 (2004-03-01), Lofgren et al.
patent: 6717847 (2004-04-01), Chen
patent: 6754807 (2004-06-01), Parthasarathy et al.
patent: 6763426 (2004-07-01), James et al.
patent: 6807106 (2004-10-01), Gonzales et al.
patent: 6816933 (2004-11-01), Andreas
patent: 6850443 (2005-02-01), Lofgren et al.
patent: 6853557 (2005-02-01), Haba et al.
patent: 6853573 (2005-02-01), Kim et al.
patent: 6928501 (2005-08-01), Andreas et al.
patent: 6944093 (2005-09-01), Sumitani
patent: 6944697 (2005-09-01), Andreas
patent: 6950325 (2005-09-01), Chen
patent: 6978402 (2005-12-01), Hirabayashi
patent: 6996644 (2006-02-01), Schoch et al.
patent: 7031221 (2006-04-01), Mooney et al.
patent: 7181572 (2007-02-01), Walmsley
patent: 7336516 (2008-02-01), Tran et al.
patent: 7370170 (2008-05-01), Shaikh et al.
patent: 7505295 (2009-03-01), Nataraj et al.
patent: 7533222 (2009-05-01), Leung
patent: 7599975 (2009-10-01), Donovan et al.
patent: 7742334 (2010-06-01), Fujisawa et al.
patent: 2002/0161941 (2002-10-01), Chue et al.
patent: 2008/0209110 (2008-08-01), Pyeon et al.
patent: 2008/0279003 (2008-11-01), Kim et al.
patent: WO 2005/069150 (2005-07-01), None
patent: WO 2008/022434 (2008-02-01), None
U.S. Appl. No. 12/564,492; Pyeon; Semiconductor Memory with Multiple Wordline Selection; Sep. 22, 2009.
U.S. Appl. No. 12/640,388; Pyeon: Semiconductor Device with Main Memory Unit and Auxiliary Memory Unit Requiring Preset Operation; Dec. 17, 2009.
Shinji Saito et al., “A Programmable 8Ons 1Mb CMOS EPROM”, IEEE ISSCC 85, Digest of Technical Papers, Feb. 14, 1985, pp. 176-177, 340.
R.Kirisawa et al., “A NAND Structured Cell with a new Programming Technology for Highly Reliable 5V-Only Flash EEPROM”, 1990 Symposium on VLSI Tech., Apr. 6, 1990, pp. 129-130.
S.Aritome et al., “A Reliable Bi-Polarity Write/Erase Technology in Flash EEPROMs”, Int'l. Electron Devices Meeting, 1990, Technical Digest, Dec. 9-12, 1990, pp. 111-114.
R.Shirota et al., “A 2.3μm2 Memory Cell Structure for 16Mb NAND EEPROMs”, International Electron Devices Meeting 1990, Technical Digest, (1990), pp. 103-106.
Samsung Electronics Co. Ltd, “256M × 8 Bit / 128M × 16 Bit / 512M × 8 Bit NAND Flash Memory”, K9K4G08U1M, K9F2G08UOM, K9F2G16U0M, May 6, 2005, pp. 1-41.
Samsung Electronics Co. Ltd., “1G × 8 Bit/ 2G × 8 Bit NAND Flash Memory”, K9F8G08UXM, May 31, 2007, pp. 1-54.
Samsung Electronics Co. Ltd., “512M × 8 Bit / 1G × 8 Bit NAND Flash Memory”, K9XXG08UXA, May 7, 2006, pp. 1-43.
Samsung Electronics Co. Ltd, “1G × 8 Bit / 2 G × 8 Bit / 4G × 8 Bit NAND Flash Memory”, K9XXG08UXA, Jul. 18, 2006, pp. 1-50.
Eran Gal et al., “Algorithms and Data Structures for Flash Memories”, ACM Computing Surveys (CSUR), vol. 37, No. 2, Jun. 2005, Tel Aviv University, pp. 138-163.
Samsung Electronics Co. Ltd, “2G × 8 Bit NAND Flash Memory”, K9GAG08U0M, Apr. 12, 2006, pp. 1-48.
Toshiba, “16 GBIT (2G × 8 Bit) CMOS NAND E2PROM (Multi-Level-Cell)”, TC58NVG4D1DTG00, Nov. 9, 2006, pp. 1-64.
Atmel Corp., “High Speed Small Sectored SPI Flash Memory 4M (524,288 × 8)”, AT25FS040 Advance Information, pp. 1-22, 2006.
Stephen L. Diamond, “SyncLink: High-speed DRAM for the future”, Micro Standards, IEEE Micro, Dec. 1996, pp. 74-75.
Atmel, “8-megabit 2.5-volt Only or 2.7-volt Only DataFlash® ”, AT45DB081B, Technical Specification, Atmel, Rev. 2225H-DFLSH (2004), pp. 1-32.
Intel Corporation, “Intel® Advanced+ Boot Block Flash Memory (C3)”, May 2005, pp. 1-72.
Joseph Kennedy et al, “A 2Gb/s Point-to-Point Heterogeneous Voltage Capable DRAM Interface for Capacity-Scalable . . . ”, ISSCC 2004/Session 11/DRAM/11.8, Feb. 15-19, 2004, 10 pages.
Craig L. King et al., “Communicating with Daisy Chained MCP42XXX Digital Potentiometers”, Microchip AN747, 2001, pp. 1-8.
M-Systems Flash Disk Pioneers Ltd., “DiskOnChip H1 4Gb (512MByte) and 8Gb (1GByte) High Capacity Flash Disk with NAND and x2 Technology”, Data Sheet, Rev. 0.5, pp. 1-66.
Dae-Seok Byeon et al., “An 8Gb Multi-Level NAND Flash Memory with 63nm STI CMOS Process Technology”, ISSCC 2005/Session 2/Non-Volatile Memory/2.2, pp. 46-47.
Taehee Cho et al., “A Dual Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb . . . ”, IEEE Jrnl of Solid-State Circuits, vol. 36, No. 11, Nov. 2001, pp. 1700-1706.
Young Choi, “16-Gbit MLC NAND flash weighs in”, EETimes.com, Jul. 7, 2007, http://www.eetimes.com/showArticle.jhtml?articleD=201200825, pp. 1-3.
Takahiko Hara et al., “A 146mm2 8GB NAND Flash Memory with 70nm CMOS Technology”, ISSCC 2005/Session 2/Non-Volatile Memory/2.1, Feb. 2005, pp. 44, 45, 584.
Kenichi Imamiya et al., “A 125-mm2 1-Gb NAND Flash Memory with 10-MByte/s Program Speed”, IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1493-1501.
Tae-Sung Jung et al., “A 117-mm2 3.3-V Only 128-Mb Multilevel NAND
Mosaid Technologies Incorporated
Nguyen Hiep
LandOfFree
Device and method for transferring data to a non-volatile... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device and method for transferring data to a non-volatile..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for transferring data to a non-volatile... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4266276