Electrical computers and digital processing systems: support – Data processing protection using cryptography – Tamper resistant
Reexamination Certificate
2003-09-09
2008-09-23
Parthasarathy, Pramila (Department: 2136)
Electrical computers and digital processing systems: support
Data processing protection using cryptography
Tamper resistant
Reexamination Certificate
active
07428643
ABSTRACT:
A processor comprises a computation unit for performing an operation at a speed and a state unit, which has a state which changes in response to execution of an operation by the computation unit, the speed of the computation unit being controlled according to the state of the state unit. The state unit can e.g. be a capacitor or a unit with a thermal capacitance and controlling the speed of the computation unit can e.g. be effected via the frequency of a clock rate. In cryptographic applications the state unit is preferably so designed that the speed decreases when an operation is executed.
REFERENCES:
patent: 4819164 (1989-04-01), Branson
patent: 5001756 (1991-03-01), Mayginnes et al.
patent: 5404402 (1995-04-01), Sprunk
patent: 5544138 (1996-08-01), Bajorek et al.
patent: 5812004 (1998-09-01), Little
patent: 6233339 (2001-05-01), Kawano et al.
patent: 6330668 (2001-12-01), Curiger et al.
Young, R. et al.: “Adaptive Clock Speed Control for Variable Processor Loading”, Motorola Inc., Technical Developments, vol. 15, May 1992, pp. 43 and 44.
Dickstein & Shapiro LLP
Infineon - Technologies AG
Parthasarathy Pramila
LandOfFree
Device and method for performing operations at a variable speed does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device and method for performing operations at a variable speed, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for performing operations at a variable speed will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3992327