Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2000-09-28
2002-10-08
Kim, Hong (Department: 2187)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S710000, C711S162000, C365S200000
Reexamination Certificate
active
06463549
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates, in general, to a device and method for patching code residing on a read only memory module, and especially for a device and a method for replacing defective or obsolete portions of said code in a microprocessor adapted to execute said code.
BACKGROUND OF THE INVENTION
There is need to patch defective or obsolete code residing in a read only access memory by overlaying, or substituting, said code with a valid code. One prior art solution involves storing a plurality of trap addresses, each trap address pointing to a portion of an invalid code, and comparing each incoming address to the plurality of trap addresses. This prior art solution usually required a relatively expensive content addressable memory CAM for storing the plurality of trap addresses. Another solution involved storing the plurality of trap addresses in a plurality of dedicated registers. This solution is not cost effective and can usually handle only a limited number of memory patches. Another prior art solution is described in U.S. Pat. No. 5,757,690 of Mcmahon. Said patent describes an embedded ROM module with Random Access Memory RAM module valid bits for fetching code updates from an external memory. Each memory word in the ROM module is associated to a dedicated RAM bit which indicates if the content of said memory word is valid or if it there is a need in fetching a valid word from an external RAM module. This prior art solution is also memory consuming.
There is a need to provide an effective method and device for patching code residing on a read only memory module, that overcomes said disadvantages of the prior art solutions.
REFERENCES:
patent: 4028684 (1977-06-01), Divine et al.
patent: 4542453 (1985-09-01), Patrick et al.
patent: 4831517 (1989-05-01), Crouse et al.
patent: 4982360 (1991-01-01), Johnson et al.
patent: 5623665 (1997-04-01), Shimada et al.
patent: 5757690 (1998-05-01), McMahon
patent: 5813043 (1998-09-01), Iles et al.
patent: 5901225 (1999-05-01), Ireton et al.
patent: 6073252 (2000-06-01), Moyer et al.
patent: 6076134 (2000-06-01), Nagae
patent: 6158018 (2000-12-01), Bernasconi et al.
patent: 6260157 (2001-07-01), Schurecht et al.
patent: 6282647 (2001-08-01), Leung et al.
patent: 2292470 (1996-02-01), None
Akselrod Dmitri
Shperber Shai
Kim Hong
Motorola Inc.
LandOfFree
DEVICE AND METHOD FOR PATCHING CODE RESIDING ON A READ ONLY... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DEVICE AND METHOD FOR PATCHING CODE RESIDING ON A READ ONLY..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DEVICE AND METHOD FOR PATCHING CODE RESIDING ON A READ ONLY... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2960784