Device and method for margin testing a semiconductor memory by a

Static information storage and retrieval – Read/write circuit – Testing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365190, 365202, G11C 700

Patent

active

060026227

ABSTRACT:
A margin test on a Dynamic Random Access Memory (DRAM) in accordance with the invention begins with a supply voltage level being stored in all memory cells of the DRAM. Circuitry incorporated into each sense amplifier of the DRAM then isolates the digit line equilibrating circuitry in each sense amplifier from the cell plate voltage DVC2 or supply voltage V.sub.cc to which the equilibrating circuitry is normally connected and connects the equilibrating circuitry to ground instead. The equilibrating circuitry is then activated for a predetermined refresh interval of about 150 to 200 milliseconds to equilibrate the true and complementary digit lines in each digit line pair of the DRAM to ground for the refresh interval. This stresses all the memory cells in the DRAM with a V.sub.cc -to-ground voltage drop for the entire refresh interval. The DRAM is then restored to normal operations and all the memory cells in the DRAM are read to identify any that leaked too much charge during the refresh interval, which identifies any memory cells that failed the margin test and require repair.

REFERENCES:
patent: 5208778 (1993-05-01), Kumanoya
patent: 5265056 (1993-11-01), Butler
patent: 5500824 (1996-03-01), Fink
patent: 5544108 (1996-08-01), Thomann
patent: 5610867 (1997-03-01), Debrosse

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Device and method for margin testing a semiconductor memory by a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device and method for margin testing a semiconductor memory by a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for margin testing a semiconductor memory by a will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-869656

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.