Device and method for increasing the internal address of a memor

Details Device and method for increasing the internal address of a memor Device and method for increasing the internal address of a memor

1998-03-27

2000-09-05

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Address formation

Address mapping

711220, 365233, G06F 1200

Patent

active

061158011

ABSTRACT:
A semiconductor integrated, storage circuit device having at least a first enable terminal for enabling the device, and a first number of address terminals for inputting an external address formed of a corresponding first number of bits. The device comprises a plurality of data storage elements which are addressable by an internal address formed of a second number of bits larger than said first number, and further comprises address storage elements which are coupleable with their inputs to the first enable terminal for storing additional address bits. Thus, the internal address is comprised of the external address and the additional address bits.

REFERENCES:
patent: 4217638 (1980-08-01), Namimoto et al.
patent: 4296468 (1981-10-01), Bandoh et al.
patent: 4754435 (1988-06-01), Takamatsu
patent: 5386523 (1995-01-01), Crook et al.
patent: 5465237 (1995-11-01), Chen et al.
patent: 5508650 (1996-04-01), Grimm et al.
patent: 5537353 (1996-07-01), Rao et al.
patent: 5613094 (1997-03-01), Khan et al.
patent: 5729504 (1998-03-01), Cowles

Affiliated with

Also associated with

Rating

Device and method for increasing the internal address of a memor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device and method for increasing the internal address of a memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for increasing the internal address of a memor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2223507