Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent
1999-07-21
2000-11-21
Phan, Trong
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
H03K 1900
Patent
active
061508470
ABSTRACT:
A device for generating a variable duty cycle clock is provided, which includes a frequency divider, a plurality of first M-stage delay elements, a plurality of second M-stage delay elements, a selector and a logic gate, where M is an integer. The frequency divider divides an input clock to obtain a divided clock. The first M-stage delay elements, which are connected in series, sequentially delay the divided clock for a first delay time to obtain M first delay clocks. The second M-stage delay elements, which are also connected in series and are corresponding to the first M-stage delay elements, sequentially delay the divided clock for a second delay time to obtain M second delay clocks. The second delay time is in a variable proportion to the first delay time. The selector compares the divided clock and each of the M first delay clocks to obtain M state signals. The M state signals are used to select a first selected clock corresponding to a period of the input clock from the first delay clocks, and a second selected clock corresponding to the first selected clock from the second delay clocks. The logic gate XORs the divided clock and the second selected clock to obtain the variable duty cycle clock.
REFERENCES:
patent: 5410263 (1995-04-01), Waizman
patent: 5506878 (1996-04-01), Chiang
patent: 5852370 (1998-12-01), Ko
patent: 5869978 (1999-02-01), Hong
Phan Trong
Vanguard International Semiconductor Corporation
LandOfFree
Device and method for generating a variable duty cycle clock does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device and method for generating a variable duty cycle clock, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for generating a variable duty cycle clock will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1261117