Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2001-12-19
2003-12-02
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06658628
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for generating technology files for hardmacros generally and, more particularly, to a method and/or architecture for generating technology and/or timing files for traditional hardmacros as well as hierarchical hardmacros (HHMs) and cores.
BACKGROUND OF THE INVENTION
Conventional layout tools (i.e., Avant!® Corporation Avant! Apollo-II™, Discovery™, Mars™, Saturn™, etc.) generate hardmacro (hardmac) files for placement and routing layout information for integrated circuit designs. Conventional hardmac generator tools fail to provide one or more of the following features: (i) accurate prediction of repeater insertion into the layout, (ii) transportable file formats or syntax (i.e., files that are generated in formats or syntax that can be read and/or processed by other synthesis/layout/analysis tools that are implemented simultaneously with and/or subsequent to the hardmac generation tools), (iii) accurate delay and/or slack calculation, and/or (iv) hardmacro generation for skeleton, register-transfer-level (RTL) and/or full gate (FGN) netlist based flows.
It would be desirable to have a hardmac development tool that provides accurate skeleton, RTL, and/or FGN netlist technology files for hardmacro files in one or more transportable file formats.
SUMMARY OF THE INVENTION
The present invention concerns a method for generating one or more hardmacro technology files comprising the steps of determining a netlist, generating a timing constraints file in response to (i) the netlist and (ii) a time budget, and generating the hardmacro technology files in response to (i) the netlist and (ii) the timing constraints file.
The objects, features and advantages of the present invention include providing a hardmac technology file and/or timing file generation tool that may provide (i) accurate die size estimates, (ii) accurate prediction of repeater insertion into the layout, (iii) transportable language or syntax (e.g., hardmacro and/or clock timing files generated in formats or syntax that can be read and/or processed by other synthesis/layout/analysis tools), (iv) accurate delay and/or slack calculation, and/or (v) hardmacro generation for skeleton, register-transfer-level (RTL) and/or full gate (FGN) netlist based flows.
REFERENCES:
patent: 5499192 (1996-03-01), Knapp et al.
patent: 5812416 (1998-09-01), Gupte et al.
patent: 6120550 (2000-09-01), Southgate et al.
patent: 6453451 (2002-09-01), Lakshmanan et al.
patent: 6526562 (2003-02-01), Haddad et al.
patent: 6587997 (2003-07-01), Chen et al.
Ay et al., “Automatic Logic and Timing Model Generation for Cell Based Design,” 1992 Proc. 5th Annual IEEE Int'l ASIC Conference and Exhibit, pp. 335-338.*
Cheng et al., “Automatically Updating Technology Dependent Information in Design Automation,” 1993 Proc. 4th European Conference on Design Automation, pp. 328-333.
Landy Robert E.
Lang Craig R.
Lindberg Peter F.
Porter Michael
Garbowski Leigh M.
LSI Logic Corporation
Maiorana, P.C. Christorpher P.
LandOfFree
Developement of hardmac technology files (CLF, tech and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Developement of hardmac technology files (CLF, tech and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Developement of hardmac technology files (CLF, tech and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3163991