Deterministic generation of an integrated circuit...

Active solid-state devices (e.g. – transistors – solid-state diode – Alignment marks

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257SE23179, C257S620000, C257S734000, C257S786000

Reexamination Certificate

active

07608932

ABSTRACT:
The generation of an identification number of a chip supporting at least one integrated circuit, including the step of causing a cutting of at least one conductive section by cutting of the chip among several first conductive sections parallel to one another and perpendicular to at least one edge of the chip, the first sections being individually connected, by at least one of their ends, to the chip, and exhibiting different lengths, the position of the cutting line with respect to the chip edge conditioning the identification number.

REFERENCES:
patent: 5262258 (1993-11-01), Yanagisawa
patent: 5477062 (1995-12-01), Natsume
patent: 6365443 (2002-04-01), Hagiwara et al.
patent: 6548827 (2003-04-01), Irie
patent: 6791197 (2004-09-01), Katz
patent: 7112889 (2006-09-01), Maruyama et al.
patent: 2003/0049871 (2003-03-01), Higashi

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Deterministic generation of an integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Deterministic generation of an integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deterministic generation of an integrated circuit... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4093469

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.