Determining length of instruction with multiple byte escape...

Details Determining length of instruction with multiple byte escape... Determining length of instruction with multiple byte escape...

2011-03-29

2011-03-29

Kim, Kenneth S (Department: 2111)

Electrical computers and digital processing systems: processing

Instruction decoding

Decoding instruction to accommodate variable length...

C712S213000

Reexamination Certificate

active

07917734

ABSTRACT:
A method, apparatus and system are disclosed for decoding an instruction in a variable-length instruction set. The instruction is one of a set of new types of instructions that uses a new escape code value, which is two bytes in length, to indicate that a third opcode byte includes the instruction-specific opcode for a new instruction. The new instructions are defined such the length of each instruction in the opcode map for one of the new escape opcode values may be determined using the same set of inputs, where each of the inputs is relevant to determining the length of each instruction in the new opcode map. For at least one embodiment, the length of one of the new instructions is determined without evaluating the instruction-specific opcode.

REFERENCES:
patent: 3657705 (1972-04-01), Mekota, Jr. et al.
patent: 4200927 (1980-04-01), Hughes et al.
patent: 4591972 (1986-05-01), Guyer et al.
patent: 4873629 (1989-10-01), Harris et al.
patent: 5353420 (1994-10-01), Zaidi
patent: 5438668 (1995-08-01), Coon et al.
patent: 5535347 (1996-07-01), Grochowski et al.
patent: 5537629 (1996-07-01), Brown et al.
patent: 5572206 (1996-11-01), Miller et al.
patent: 5586277 (1996-12-01), Brown et al.
patent: 5592635 (1997-01-01), Chan
patent: 5600806 (1997-02-01), Brown et al.
patent: 5619666 (1997-04-01), Coon et al.
patent: 5630083 (1997-05-01), Carbine et al.
patent: 5694589 (1997-12-01), Glew et al.
patent: 5721855 (1998-02-01), Hinton et al.
patent: 5740392 (1998-04-01), Brennan
patent: 5758116 (1998-05-01), Lee et al.
patent: 5778246 (1998-07-01), Brennan
patent: 5809272 (1998-09-01), Thusoo et al.
patent: 5822555 (1998-10-01), Brown et al.
patent: 5822559 (1998-10-01), Narayan et al.
patent: 5845099 (1998-12-01), Krishnamurthy et al.
patent: 5845102 (1998-12-01), Miller et al.
patent: 5859994 (1999-01-01), Zaidi
patent: 5931944 (1999-08-01), Ginosar et al.
patent: 5941982 (1999-08-01), Ginosar et al.
patent: 5948096 (1999-09-01), Ginosar et al.
patent: 5978899 (1999-11-01), Ginosar et al.
patent: 6014735 (2000-01-01), Chennupaty et al.
patent: 6032250 (2000-02-01), Zaidi
patent: 6260134 (2001-07-01), Zuraski et al.
patent: 6301650 (2001-10-01), Satou
patent: 6317822 (2001-11-01), Padwekar
patent: 6496923 (2002-12-01), Gruner et al.
patent: 6684322 (2004-01-01), Gruner et al.
patent: 7213129 (2007-05-01), Gruner et al.
patent: 7305542 (2007-12-01), Madduri
patent: 7640417 (2009-12-01), Madduri
patent: 2003/0154359 (2003-08-01), Henry et al.
patent: 2004/0268090 (2004-12-01), Coke et al.
patent: 30-53325 (1991-07-01), None
patent: 10-091430 (1998-04-01), None
patent: 2004-038521 (2002-06-01), None
patent: 2002-163104 (2004-02-01), None
patent: 2109333 (1998-04-01), None
patent: WO 93/20507 (1993-10-01), None
patent: WO 97/16785 (1997-05-01), None
patent: WO 97/22922 (1997-06-01), None
Mesa Processor Principles of Operation; Version 4.0; May 1984; Xerox Corp., USA. [www.digibarn.com/friends/alanfreier/princops/04xInstructionInterpreter.html] S. 1-8.
AMD—3DNOW! Technology Manual—Mar. 2000—72 pages.
Sun Microsystems—VIS Instruction Set User's Manual—May 2001—156 pages.
Intel architecture software developer's manual, vol. 2 [Online] 1999, Intel, XP002434745 URL:ftp://download.intel.com/design/PentiumII/manuals/24319102.PDF>.
“3DNoW Boosts Non-Intel 3D Performance” Jun. 1, 1998, Microdesign Resources , XP002434746.
Heads and Tails: A Variable-Length Instruction Format Supporting Parallel Fetch and Decode [Online] Nov. 17, 2001, ACM, Atlanta, Georgia, US , XP002434747 URL:http://www.cag.csail.mit.edu/scale/papers/hat-cases2001.pdf.
U.S. Appl. No. 12/039,719—Office Action mailed Apr. 6, 2009, 6 pgs.
U.S. Appl. No. 12/039,719—Final Office Action mailed Nov. 30, 2009, 6 pgs.
U.S. Appl. No. 12/039,719 Office Action mailed Jun. 17, 2010, 5 pages.

Affiliated with

Also associated with

Rating

Determining length of instruction with multiple byte escape... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Determining length of instruction with multiple byte escape..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Determining length of instruction with multiple byte escape... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2684614