Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-08-20
2010-10-26
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07823104
ABSTRACT:
Some aspects provide determination of a function to rectify functional differences between netlist G1and netlist G2having inputs V. The determination may include determination of a signal s of netlist G1that can be re-synthesized so as to correct the functional differences between netlist G1and netlist G2, assignment of respective static values to a first plurality of inputs V, assignment of respective initial values to a second plurality of inputs V, determination of a first function based on the assigned static values, the assigned initial values, a first error function reflecting the difference between outputs of netlist G1and netlist G2for each vector of inputs V in a case that s equals 0, and a second error function reflecting the difference between the outputs of netlist G1and netlist G2for each vector of inputs V in a case that s equals 1. Also included may be determination of whether the first function rectifies the functional differences between netlist G1and netlist G2, assignment, if it is determined that the first function does not rectify the functional differences, of respective next values to the second plurality of inputs, and determination of a second function based on the first function, the assigned static values, the assigned next values, the first error function, and the second error function.
REFERENCES:
Huang et al., “AutoFix: A Hybrid Tool for Automatic Logic Rectification”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, issue 9, pp. 1376-1384, Sep. 1999.
Hoffmann et al., “Efficient Design Error Correction of Digital Circuits”, Proceedings of the 2000 International Conference on Computer Design, pp. 465-472, 2000.
Steve Golson, “The Human ECO Compiler”, SNUG San Jose 2004, Trilobyte Systems, Carlisle, MA. Revised: Mar. 21, 2004. 57pgs.
Heh-Tyan Liaw et al., “Efficient Automatic Diagnosis of Digital Circuits”, Department of Electrical Engineering, Taipei, Taiwan, CH2924-9 Copyright 1990 IEEE. pp. 464-467.
Shi-Yu Huang et al., “ErrorTracer: Design Error Diagnosis Based on Fault Simulation Techniques”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, No. 9, Sep. 1999. 0278-0070. pp. 1341-1352.
Hsieh Cheng-Ta
Lai Yung-Te
Lin Chih-Chang
Wang Yifeng
Bharatula V. Raman
Cadence Design Systems Inc.
Colandreo, Esq. Brian J
Holland & Knight LLP
Lin Aric
LandOfFree
Determination of single-fix rectification function does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Determination of single-fix rectification function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Determination of single-fix rectification function will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4167299