Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2009-12-09
2011-12-20
Thai, Tuan (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S100000, C711S105000, C711S106000, C711S111000, C711S157000, C711S158000, C711S166000, C327S166000, C327S176000, C327S026000, C365S194000, C365S222000
Reexamination Certificate
active
08082413
ABSTRACT:
A memory access mode detection circuit and method for detecting and initiating memory access modes for a memory device. The memory access mode detection circuit receives the memory address signals, the control signals, and the clock signal and generates a first mode detection signal in response to receipt of the memory address signals or a first combination of control signals. An first mode initiation signal is generated a time delay subsequent to the detection signal to initiate the first mode memory access operation. In response to receipt of a second combination of control signals and an active clock signal, the memory access mode detection circuit further generates a second mode detection signal to initiate a second mode memory access operation and to suppress generation of the first mode detection signal, thereby canceling the first mode memory access operation.
REFERENCES:
patent: 4293926 (1981-10-01), Amano
patent: 4347617 (1982-08-01), Murano et al.
patent: 5124589 (1992-06-01), Shiomi et al.
patent: 5258952 (1993-11-01), Coker et al.
patent: 5374894 (1994-12-01), Fong
patent: 5471157 (1995-11-01), McClure
patent: 5510740 (1996-04-01), Farrell et al.
patent: 5566129 (1996-10-01), Nakashima et al.
patent: 5600605 (1997-02-01), Schaefer
patent: 5666321 (1997-09-01), Schaefer
patent: 5802555 (1998-09-01), Shigeeda
patent: 5805517 (1998-09-01), Pon
patent: 5835440 (1998-11-01), Manning
patent: 5893136 (1999-04-01), Stolt et al.
patent: 5933369 (1999-08-01), Johnson et al.
patent: 6055209 (2000-04-01), Abo
patent: 6058070 (2000-05-01), La Rosa
patent: 6075751 (2000-06-01), Tedrow
patent: 6166990 (2000-12-01), Ooishi et al.
patent: 6240045 (2001-05-01), Haraguchi et al.
patent: 6373303 (2002-04-01), Akita
patent: 6385688 (2002-05-01), Mills et al.
patent: 6396758 (2002-05-01), Ikeda et al.
patent: 6507532 (2003-01-01), Fujino et al.
patent: 6564285 (2003-05-01), Mills et al.
patent: 6597615 (2003-07-01), Mizugaki
patent: 6636449 (2003-10-01), Matsuzaki
patent: 6658544 (2003-12-01), Gray
patent: 6675256 (2004-01-01), Harrand
patent: 6690606 (2004-02-01), Lovett et al.
patent: 6701419 (2004-03-01), Tomaiuolo et al.
patent: 6714479 (2004-03-01), Takahashi et al.
patent: 6741515 (2004-05-01), Lazar et al.
patent: 6920524 (2005-07-01), Lovett
patent: 7106637 (2006-09-01), Lovett et al.
patent: 7640413 (2009-12-01), Lovett
patent: 2001/0042182 (2001-11-01), Barth et al.
patent: 2001/0054135 (2001-12-01), Matsuda
patent: 2005/0207254 (2005-09-01), Lovett
patent: 411238380 (1999-08-01), None
“Intel® 1.8 Volt Wireless Flash Memory (W18/W30),” Product Brief Flash Products Group, Intel Corporation, 2002, pp. 1-2.
“1.8 Volt Intel® Wireless Flash Memory (W18),” Datasheet, Intel Corporation, Jan. 2003, pp. 1-102.
Dorsey & Whitney LLP
Li Zhuo
Micro)n Technology, Inc.
Thai Tuan
LandOfFree
Detection circuit for mixed asynchronous and synchronous... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Detection circuit for mixed asynchronous and synchronous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Detection circuit for mixed asynchronous and synchronous... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4315646