Detecting architectural vulnerability of processor resources

Details Detecting architectural vulnerability of processor resources Detecting architectural vulnerability of processor resources

2008-04-23

2010-12-07

Trimmings, John P (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error/fault detection technique

C714S733000, C714S722000, C714S800000, C714S048000, C714S764000, C714S754000, C714S038110, C714S011000, C714S017000, C714S031000, C714S002000, C714S746000, C712S244000, C717S141000

Reexamination Certificate

active

07849387

ABSTRACT:
In one embodiment, a quantum detector is provided to detect a vulnerability measure for a processor based on a processor metrics each associated with operation of a processor structure during a quantum, along with a controller to control an error mitigation unit based on the vulnerability measure. Other embodiments are described and claimed.

REFERENCES:
patent: 7386756 (2008-06-01), Emer et al.
patent: 7543221 (2009-06-01), Mukherjee et al.
patent: 7555703 (2009-06-01), Mukherjee et al.
patent: 2001/0037447 (2001-11-01), Mukherjee et al.
patent: 2002/0199175 (2002-12-01), Saulsbury
patent: 2007/0011513 (2007-01-01), Biswas et al.
patent: 1 612 676 (2006-04-01), None
Kristen R. Walcot, et al., “Dynamic Prediction of Architectural Vulnerability from Microarchitectural State”, ISCA '07, Jun. 2007, pp. 516-527.
Arijit Biswas, et al., “Computing Architectural Vulnerability Factors for Address-Based Structures,” Jun. 2005, pp. 1-12.
Shubhendu S. Mukherjee, et al., “The Soft Error Problem: An Architectural Perspective,” Feb. 2005. pp. 243-247.
PCT/US2009/041074 International Search Report with Written Opinion of the International Searching Authority mailed on Nov. 30, 2009.
Arijit Biswas, et al., “Computing Architectural Vulnerability Factors for Address-Based Structures,” Jun. 2005, pp. 1-12.
Kristen R. Walcott, et al., “Dynamic Prediction of Architectural Vulnerability from Microarchitectural State,” Jun. 2007, pp. 516-527.
Eugene Normand, “Single Event Upset at Ground Level,” Boeing Defense & Space Group. Seattle, WA, pp. 1-11.
Hisashige Ando, et al., “A 1.3GHz Fifth Generation SPARC64 Microprocessor,” Jun. 2-6, 2003, pp. 1-4.

Affiliated with

Also associated with

Rating

Detecting architectural vulnerability of processor resources does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Detecting architectural vulnerability of processor resources, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Detecting architectural vulnerability of processor resources will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4171948