Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
1999-06-11
2002-07-16
Dharia, Rupal (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S240000, C710S260000, C710S108000, C710S200000, C710S220000, C710S112000, C712S215000, C712S217000
Reexamination Certificate
active
06421751
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to computer systems and more particularly to a computer system having a high speed communication link having multiple pipes operating on the communication link.
2. Description of the Related Art
Traditional personal computer architectures partition the computer system into the various blocks shown in the exemplary prior art system illustrated in FIG.
1
. One central feature of this prior art architecture is the use of the Peripheral Component Interface (PCI) bus
101
as the connection between the “north bridge” integrated circuit
103
and the “south bridge” integrated circuit
105
. The north bridge functions generally as a switch connecting CPU
107
, a graphics bus
109
such as the Advanced Graphics Port (AGP) bus, the PCI bus and main memory
111
. The north bridge also contains the memory controller function.
The south bridge generally provides the interface to the input/output (I/O) portion of the system with the possible exception of video output as illustrated in FIG.
1
. Specifically, the south bridge
105
provides a bridge between the PCI bus and legacy PC-AT (Advanced Technology) logic. The south bridge also provides a bridge to the legacy ISA bus
115
, the Integrated Device Electronics (IDE) disk interface
117
and the Universal Serial Bus (USB)
119
. In the illustrated prior art architecture, PCI bus
101
also functions as the major input/output bus for add-in functions such as network connection
121
. The various busses and devices shown in
FIG. 1
are conventional in the personal computer industry and are not described further herein unless necessary for an understanding of the present invention.
In current and future personal computer systems, two basic types of data are transferred between integrated circuits: isochronous data and asynchronous data. Isochronous data refers to data used in real-time data streams such as audio data or motion-picture video data. Asynchronous data is used for all other transfers, such as central processing unit (CPU) accesses to memory and peripherals or bulk data transmissions from a hard drive into system memory.
The PCI bus causes a lack of determinism in the system because any function on the PCI bus can become master of the bus and tie up the bus. Thus, the throughput available on the PCI bus for a particular transfer and the latency that is involved for that transfer is unknown. PCI bus load fluctuations can result in uncertain and irregular quality of service. Therefore, having a PCI bus as the major input/output bus means that the major input/output bus of present day computer systems does not provide proper support for both isochronous and asynchronous data. If a computer system gives asynchronous data priority or treats isochronous data as asynchronous data, then those functions relying on real time data, such as motion-picture video, may not function satisfactorily. Alternatively, if a computer system prioritizes isochronous data, then the performance of the computer system can suffer since the latency of asynchronous data may become unacceptably long. As computer systems are called on to perform more and more real time activity, such as real time video, it becomes more critical that asynchronous and isochronous data be treated in a manner that prevents problems from occurring in the real time tasks without adversely effecting other aspects of computer performance.
In addition, as the number of functions integrated onto the integrated circuits of computer systems increases, the need for additional integrated circuit package pins also increases. Supporting the host bus, the memory interface, the PCI bus and a graphics interface results in a north bridge integrated circuit having a relatively large number of pins that is relatively unpopulated in terms of the number of transistors on the integrated circuit. The large number of pins requires the integrated circuit to be larger than would otherwise be necessary and therefore increases costs.
It would be desirable therefore, to have a deterministic high speed major interconnect bus providing improved quality of service for both isochronous and asynchronous traffic classes. It would also be desirable to reduce the pressure for additional pins on the integrated circuits making up the computer system.
SUMMARY OF THE INVENTION
A computer system includes a pipelined communication link. Pipelined transactions on the bus are identified by a tag. A finite number of tags are available. Therefore, it is possible for the condition to exist in which no tags are free. That condition might indicate a problem with the system if the condition persists. Accordingly, in one embodiment of the invention, a method is provided for detecting the existence of a no tags free condition in a computer system having a pipelined interconnection bus on which multiple outstanding transactions occur. The method includes assigning one of a plurality of tags to each respective transaction to identify the transaction. The no tags free condition is detected when it occurs, the no tags free condition indicating that all of the tags have been assigned to respective outstanding transactions. When the no tags free condition has existed for a predetermined amount of time, an indication thereof is provided.
In another embodiment of the invention, an integrated circuit is provided that includes a tag reservoir circuit for supplying tags. Each of the supplied tags is associated with a transaction issued on a bus. The tag reservoir circuit marks a tag as unavailable when it has been issued to an outstanding transaction, and marks a tag as available when a tag is retired upon completion of a transaction. A first detecting circuit is coupled to the reservoir circuit and asserts a signal indicating a no tags free condition in the reservoir circuit and deasserts the signal when tags are available in the reservoir circuit. A first counter circuit, responsive to the no tags free condition provides an indication when the no tags free condition has existed for a predetermined time period.
REFERENCES:
patent: 4858116 (1989-08-01), Gillett, Jr. et al.
patent: 4941083 (1990-07-01), Gillett, Jr. et al.
patent: 4949239 (1990-08-01), Gillett, Jr. et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5068781 (1991-11-01), Gillett, Jr. et al.
patent: 5450411 (1995-09-01), Heil
patent: 5548736 (1996-08-01), Asakawa et al.
patent: 5621898 (1997-04-01), Wooten
patent: 5640392 (1997-06-01), Hayashi
patent: 5742847 (1998-04-01), Knoll et al.
patent: 5761430 (1998-06-01), Gross et al.
patent: 5948080 (1999-09-01), Baker
Advanced Micro Devices , Inc.
Dharia Rupal
Zagorin O'Brien & Graham LLP
LandOfFree
Detecting a no-tags-free condition in a computer system... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Detecting a no-tags-free condition in a computer system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Detecting a no-tags-free condition in a computer system... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2854424