Destructive-read random access memory system buffered with...

Details Destructive-read random access memory system buffered with... Destructive-read random access memory system buffered with...

2007-04-10

2007-04-10

Thai, Tuan V. (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S005000, C711S100000, C711S154000

Reexamination Certificate

active

11160220

ABSTRACT:
A memory storage system includes a plurality of memory storage banks and a cache in communication therewith. Both the plurality of memory storage banks and the cache further include destructive read memory storage elements configured for delayed write back scheduling thereto.

REFERENCES:
patent: 4725945 (1988-02-01), Kronstadt et al.
patent: 5434530 (1995-07-01), Ghoshal et al.
patent: 5544306 (1996-08-01), Deering et al.
patent: 5629889 (1997-05-01), Chandra et al.
patent: 5809528 (1998-09-01), Miller et al.
patent: 5838943 (1998-11-01), Ramagopal et al.
patent: 6006317 (1999-12-01), Ramagopal et al.
patent: 6018763 (2000-01-01), Hughes et al.
patent: 6065092 (2000-05-01), Roy
patent: 6081872 (2000-06-01), Matick et al.
patent: 6161208 (2000-12-01), Dutton et al.
patent: 6178479 (2001-01-01), Vishin
patent: 6205076 (2001-03-01), Wakayama et al.
patent: 6333883 (2001-12-01), Wakayama et al.
patent: 6370054 (2002-04-01), Fujisawa et al.
patent: 6378118 (2002-04-01), Sugibayashi
patent: 6545936 (2003-04-01), Yoo et al.
patent: 6587388 (2003-07-01), Kirihata et al.
patent: 6639822 (2003-10-01), Fujisawa et al.
patent: 6697909 (2004-02-01), Wang et al.
patent: 6711078 (2004-03-01), Brennan et al.
patent: 2001/0038567 (2001-11-01), Ishikawa
patent: 2002/0078311 (2002-06-01), Matsuzaki et al.
patent: 2002/0161967 (2002-10-01), Kirihata et al.
PCT Search Report for PCT/US03/10746.
C. L. Hwang, T. Kirihata, M. Wordeman, J. Fifield, D. Storaska, D. Pontius, G. Fredeman, B. Ji. S. Tomashot, and S. Dhong, “A 2.9ns Random Access Cycle Embedded DRAM with a Destructive-Read Architecture”.
T.V. Rajeevakumar, “Josephson Soliton Memory,” IBM Technical Disclosure Bulletin, vol. 26 No. 4, Sep. 1983, pp. 2179-2185.
“Method and apparatus for maximizing availabilty of an embedded dynamic memory cache,” Research Disclosure, IBM Corp., Apr. 2001, pp. 634-635.

Affiliated with

Also associated with

Rating

Destructive-read random access memory system buffered with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Destructive-read random access memory system buffered with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Destructive-read random access memory system buffered with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3784980